PIC18F4410 MICROCHIP [Microchip Technology], PIC18F4410 Datasheet - Page 294

no-image

PIC18F4410

Manufacturer Part Number
PIC18F4410
Description
28/40/44-Pin Flash Microcontrollers with 10-Bit A/D and nanoWatt Technology
Manufacturer
MICROCHIP [Microchip Technology]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
PIC18F4410-E/P
Manufacturer:
MICROCHIP/微芯
Quantity:
20 000
Part Number:
PIC18F4410-E/PT
Manufacturer:
Microchip Technology
Quantity:
10 000
Part Number:
PIC18F4410-I/ML
Manufacturer:
Microchip Technology
Quantity:
135
Part Number:
PIC18F4410-I/P
Manufacturer:
Microchip Technology
Quantity:
135
Part Number:
PIC18F4410-I/P
Manufacturer:
MICROCHIP/微芯
Quantity:
20 000
Part Number:
PIC18F4410-I/PT
Manufacturer:
Microchip Technology
Quantity:
10 000
Part Number:
PIC18F4410-I/PT
Manufacturer:
MICROCHIP/微芯
Quantity:
20 000
Part Number:
PIC18F4410T-I/PT
Manufacturer:
Microchip Technology
Quantity:
10 000
Part Number:
PIC18F4410T-I/PT
Manufacturer:
MICROCHIP/微芯
Quantity:
20 000
PIC18F2X1X/4X1X
SLEEP
Syntax:
Operands:
Operation:
Status Affected:
Encoding:
Description:
Words:
Cycles:
Example:
† If WDT causes wake-up, this bit is cleared.
DS39636C-page 292
Q Cycle Activity:
Before Instruction
After Instruction
Decode
TO =
PD =
TO =
PD =
Q1
?
?
1 †
0
operation
Enter Sleep mode
None
00h → WDT,
0 → WDT postscaler,
1 → TO,
0 → PD
TO, PD
The Power-Down Status bit (PD) is
cleared. The Time-out Status bit (TO)
is set. Watchdog Timer and its
postscaler are cleared.
The processor is put into Sleep mode
with the oscillator stopped.
1
1
SLEEP
SLEEP
No
Q2
0000
0000
Process
Data
Q3
0000
Go to
Sleep
Q4
0011
Preliminary
SUBFWB
Syntax:
Operands:
Operation:
Status Affected:
Encoding:
Description:
Words:
Cycles:
Example 1:
Example 2:
Example 3:
Q Cycle Activity:
Before Instruction
After Instruction
Before Instruction
After Instruction
Before Instruction
After Instruction
Decode
REG
W
C
REG
W
C
Z
N
REG
W
C
REG
W
C
Z
N
REG
W
C
REG
W
C
Z
N
Q1
=
=
=
=
=
=
=
=
=
=
=
=
=
=
=
=
=
=
=
=
=
=
=
=
register ‘f’
(W) – (f) – (C) → dest
Subtract register ‘f’ and Carry flag
1
Subtract f from W with Borrow
0 ≤ f ≤ 255
d ∈ [0,1]
a ∈ [0,1]
N, OV, C, DC, Z
(borrow) from W (2’s complement
method). If ‘d’ is ‘0’, the result is stored
in W. If ‘d’ is ‘1’, the result is stored in
register ‘f’ (default).
If ‘a’ is ‘0’, the Access Bank is
selected. If ‘a’ is ‘1’, the BSR is used
to select the GPR bank (default).
If ‘a’ is ‘0’ and the extended instruction
set is enabled, this instruction
operates in Indexed Literal Offset
Addressing mode whenever
f ≤ 95 (5Fh). See Section 23.2.3
“Byte-Oriented and Bit-Oriented
Instructions in Indexed Literal Offset
Mode” for details.
1
SUBFWB
SUBFWB
SUBFWB
Read
SUBFWB
Q2
0101
3
2
1
FF
2
0
0
1
2
5
1
2
3
1
0
0
1
2
0
0
2
1
1
0
© 2007 Microchip Technology Inc.
; result is negative
; result is positive
; result is zero
01da
REG, 1, 0
REG, 0, 0
REG, 1, 0
f {,d {,a}}
Process
Data
Q3
ffff
destination
Write to
Q4
ffff

Related parts for PIC18F4410