AMIS30421C4211G ONSEMI [ON Semiconductor], AMIS30421C4211G Datasheet - Page 28

• Manufacturer Part Number: AMIS30421C4211G
• Description: Micro-Stepping Stepper Motor Bridge Controller
• Manufacturer: ONSEMI [ON Semiconductor]

wants to initiate an SPI transfer to read the Status Registers.
Because the internal system clock updates the Status
Bad Examples of READ and WRITE Operations
operation. After a WRITE operation a read operation is done
before CSb is made high. The data will not be written in the
Register. Figure 32 demonstrates how it should be done (see
also Figure 29).
incorrect way of reading errors. After a WRITE operation
the ERRb−pin toggles indication an error. Without toggling
CSb the 3 Status Registers are read out to determine the
error. Because CSb was not high after the error was detected,
the Status Registers will not be updated and the error can not
The following example demonstrates a bad WRITE
The second example (Figure 33) demonstrates an
DO
CS
DI
Old Data or
Write Data
Not Valid
to Addr8
DO
CS
DI
DO
CS
DI
Figure 29. WRITE Operation Followed by a READ operation to verify
Data from previous command
or not valid after POR
New Data for Addr8
from Addr8
Old Data
Old Data or
Write Data
Not Valid
to Addr4
Read from 0x04
Old Data or
Not Valid
New data is written into Register
with Addr4 at rising edge of CSb
Figure 31. Bad Example of Write Operation
Figure 30. 3 READ Operations in a Row
Data from previous command
or not valid after POR
WRITE operation did not ended with CSb going high !
New data is NOT written into Register because
New Data for Addr4
Data from previous command
or not valid after POR
From Addr8
from Addr8
Read Data
Old Data
from Addr4
Old Data
Read from 0x05
Data from 0x04
http://onsemi.com
28
Command or
from Addr8
Old Data
Registers only when CSb line is high, the first read out byte
might represent old status information (Figure 30).
be determined. A second problem with Figure 33 is that the
data written to Addr9 will not be stored because CSb was not
toggled after the write operation.
When the error is detected (toggling of ERRb−pin), CSb is
made high to make sure the Status Registers are updated.
Then the Status Registers are read out. Notice that ERRb
toggles after Status Register 1 is read out (Addr 0x05). This
indicates that the error was an overcurrent in the X−coil, a
charge pump failure or an open X−coil. Also notice that
because CSb is made high after the write operation, the write
operation will now be done correctly.
Dummy
Read from 0x06
Data from 0x05
Figure 34 gives the correct way of reading out errors.
From Addr4
from Addr4
Read Data
Old Data
Data was not written in Addr8 because WRITE
operation did not ended with CSb going high !
Data from 0x06
Command or
From Addr8
from Addr8
Read Data
Dummy
Old Data
Command or
From Addr4
New Data
Dummy
Command or
from Addr8
Old Data
Dummy