ADL5356-EVALZ AD [Analog Devices], ADL5356-EVALZ Datasheet
ADL5356-EVALZ
Related parts for ADL5356-EVALZ
ADL5356-EVALZ Summary of contents
Page 1
... The ADL5356 provides two switched LO paths that can be used in TDD applications where it is desirable to ping-pong between two local oscillators. LO current can be externally set using a resistor to minimize dc current commensurate with the desired level of performance ...
Page 2
... ADL5356 TABLE OF CONTENTS Features .............................................................................................. 1 Applications ....................................................................................... 1 General Description ......................................................................... 1 Functional Block Diagram .............................................................. 1 Revision History ............................................................................... 2 Specifications ..................................................................................... Performance ........................................................................... 4 3.3 V Performance ........................................................................ 4 Absolute Maximum Ratings ............................................................ 5 ESD Caution .................................................................................. 5 Pin Configuration and Function Descriptions ............................. 6 Typical Performance Characteristics ............................................. Performance ........................................................................... 7 3.3 V Performance ...................................................................... 15 Spur Tables .................................................................................. 16 REVISION HISTORY 10/09—Revision 0: Initial Version ...
Page 3
... MHz, LO power = 0 dBm, RF power = −10 dBm 1.3 kΩ Conditions Tunable to >20 dB over a limited bandwidth Differential impedance 200 MHz Externally generated Device enabled, IF output to 90% of its final level Device disabled, supply current < Device enabled Device disabled Rev Page ADL5356 Min Typ Max Unit Ω 1200 2500 MHz 230||0 ...
Page 4
... ADL5356 5 V PERFORMANCE 350 mA 25° 1900 MHz VGS0 = VGS1 = VGS2 = 0 V, and Ω, unless otherwise noted. O Table 3. Parameter DYNAMIC PERFORMANCE Power Conversion Gain Voltage Conversion Gain SSB Noise Figure SSB Noise Figure Under Blocking Input Third-Order Intercept (IIP3) ...
Page 5
... Exposure to absolute maximum rating conditions for extended periods may affect device reliability. ESD CAUTION Rating 5 dBm 13 dBm 6.0 V 5.5 V 2.2 W 22°C/W 150°C −40°C to +85°C −65°C to +150°C 260°C Rev Page ADL5356 ...
Page 6
... LOSW 24, 25, 26 VGS0, VGS1, VGS2 27 LOI2 29 MNLG 31 MNLE 32, 33 MNOP, MNON 35 MNGM Paddle EPAD MNIN 1 MNCT 2 3 COMM ADL5356 VPOS 4 COMM 5 TOP VIEW (Not to Scale) VPOS 6 COMM 7 DVCT 8 9 DVIN NOTES CONNECT EXPOSED PAD MUST BE CONNECTED TO GROUND. Figure 2. Pin Configuration Description RF Input for Main Channel. Internally matched to 50 Ω ...
Page 7
... T = +25° 1700 1750 1800 1850 1900 1950 2000 2050 2100 2150 2200 Rev Page ADL5356 T = –40° +25° +85° FREQUENCY (MHz) Figure 6. Input IP2 vs. RF Frequency T = +25° +85° ...
Page 8
... ADL5356 350 mA 25° 1900 MHz Ω, VGS0 = VGS1 = VGS2 = 0 V, unless otherwise noted. O 400 V = 5.25V POS 380 360 V = 5.00V POS 340 V = 4.75V POS 320 300 –40 –30 –20 – TEMPERATURE (°C) Figure 9. Supply Current vs. Temperature 10 ...
Page 9
... IF FREQUENCY (MHz) Figure 19. Input P1dB vs. IF Frequency 130 180 230 280 330 80 IF FREQUENCY (MHz) Figure 20. SSB Noise Figure vs. IF Frequency ADL5356 = +25°C A 380 430 = +85° +25°C A 380 430 380 430 ...
Page 10
... ADL5356 350 mA 25° 1900 MHz Ω, VGS0 = VGS1 = VGS2 = 0 V, unless otherwise noted –40° +25° –6 –4 – POWER (dBm) Figure 21. Power Conversion Gain vs. LO Power ...
Page 11
... RF FREQUENCY (MHz) Figure 31. RF Port Return Loss, Fixed SELECTED 15 UNSELECTED 20 25 1.50 1.55 1.60 1.65 1.70 1.75 1.80 1.85 LO FREQUENCY (GHz) Figure 32. LO Return Loss, Selected and Unselected ADL5356 380 430 1.90 1.95 2.00 ...
Page 12
... ADL5356 350 mA 25° 1900 MHz Ω, VGS0 = VGS1 = VGS2 = 0 V, unless otherwise noted –40° 1700 1750 1800 1850 1900 1950 2000 2050 2100 2150 2200 RF FREQUENCY (MHz) Figure 33. LO Switch Isolation vs. RF Frequency ...
Page 13
... CONVERSION GAIN 600 700 800 900 1000 1100 1200 1300 IF BIAS RESISTOR VALUE (Ω) Figure 44. Power Conversion Gain, Noise Figure, and Input IP3 vs. IF Bias Resistor Value ADL5356 1400 1500 1600 1400 1500 ...
Page 14
... ADL5356 350 mA 25° 1900 MHz Ω, VGS0 = VGS1 = VGS2 = 0 V, unless otherwise noted –40° 1700 1750 1800 1850 1900 1950 2000 2050 2100 2150 2200 RF FREQUENCY (MHz) Figure 45. IF Channel-to-Channel Isolation vs. RF Frequency = 1697 MHz, LO power = 0 dBm, RF power = − ...
Page 15
... Figure 50. Input P1dB vs. RF Frequency at 3 +85° +25° 1700 1750 1800 1850 1900 1950 2000 2050 2100 2150 2200 RF FREQUENCY (MHz) Figure 51. SSB Noise Figure vs. RF Frequency at 3.3 V ADL5356 T = +25° +25° –40°C A ...
Page 16
... ADL5356 SPUR TABLES All spur tables are (N × − (M × and were measured using the standard evaluation board. Mixer spurious products are measured dBc from the IF output power level. Data was measured only for frequencies less than 6 GHz. Typical noise floor of the measurement system = − ...
Page 17
... CIRCUIT DESCRIPTION The ADL5356 consists of two primary components: the radio frequency (RF) subsystem and the local oscillator (LO) subsystem. The combination of design, process, and packaging technology allows the functions of these subsystems to be integrated into a single die using mature packaging and interconnection technologies to provide a high performance, low cost design with excellent electrical, mechanical, and thermal properties ...
Page 18
... V, resulting in substantial dc power savings. In addition, when operating with supply voltages below 3.6 V, the ADL5356 has a power-down mode that permits the dc current to drop to <300 μA. The logic inputs are designed to work with any logic family that provides a Logic 0 input level of less than 0.4 V and a Logic 1 input level that exceeds 1 ...
Page 19
... IP3 performance. MIXER VGS CONTROL DAC The ADL5356 features three logic control pins, VGS0 (Pin 24), VGS1 (Pin 25), and VGS2 (Pin26), that allow programmability for internal gate-to-source voltages for optimizing mixer performance over desired frequency bands ...
Page 20
... DIV_OUTP C30 C31 R9 Figure 53. Typical Application Circuit Rev Page MAIN_OUTP C18 VCC C16 27 R12 26 R7 R13 25 R8 R14 24 R11 R15 VCC C26 C15 ADL5356 20 LO1 19 C14 VCC C13 DIV_OUTN LO2 R16 VCC C34 R17 R19 ...
Page 21
... C31 R9 Figure 54. Evaluation Board Schematic Rev Page MAIN_OUTP C18 VCC R2 C16 LOI2 R12 VGS2 R7 VGS1 R13 R8 VGS0 R14 LOSW R11 PWDN R15 VPOS COMM VCC C26 C15 LOI1 LO1 C14 R5 VCC C13 DIV_OUTN ADL5356 LO2 R16 VCC C34 R17 R19 ...
Page 22
... LOSEL interface to be exercised using external logic generator. R19, PWDN PWDN Interface. When the PWDN 2-pin shunt is inserted, the ADL5356 is powered down. When R19 is open, it pulls the PWDN logic low and enables the device. Jumper can be removed to allow PWDN interface to be excercised using an external logic generator. ...
Page 23
... OUTLINE DIMENSIONS PIN 1 INDICATOR 12° MAX 1.00 0.85 0.80 SEATING PLANE ORDERING GUIDE Model 1 ADL5356ACPZ-R2 1 ADL5356ACPZ-R7 1 ADL5356-EVALZ RoHS Compliant Part. 6.00 BSC SQ 0.60 MAX 27 0.50 BSC TOP 5.75 VIEW BSC SQ 0.75 19 0.60 0.50 0.80 MAX 0.65 TYP 0.05 MAX 0.02 NOM COPLANARITY 0.35 0.08 0.20 REF 0.28 0.23 COMPLIANT TO JEDEC STANDARDS MO-220-VJJD-1 Figure 57. 36-Lead Lead Frame Chip Scale Package [LFCSP_VQ] 6mm × ...
Page 24
... ADL5356 NOTES ©2009 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners. D07883-0-10/09(0) Rev Page ...