CS8403A-CS CIRRUS [Cirrus Logic], CS8403A-CS Datasheet - Page 10

no-image

CS8403A-CS

Manufacturer Part Number
CS8403A-CS
Description
96KHZ DIGITAL AUDIO TRANSMITTER
Manufacturer
CIRRUS [Cirrus Logic]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
CS8403A-CS
Manufacturer:
CRYSTAL
Quantity:
291
Part Number:
CS8403A-CS
Manufacturer:
CIRRUS
Quantity:
20 000
Part Number:
CS8403A-CSZ
Manufacturer:
CIRRUS
Quantity:
20 000
B0 select one of three modes for the buffer memo-
ry. The different modes are shown in Figure 5 and
the bit combinations in Table 2. More information
on the different modes can be found in the Buffer
Memory section. Bit 2, CRCE, is the channel sta-
tus CRCC enable and should only be used in pro-
fessional mode. When CRCE is high, the channel
status data cyclic redundancy check characters are
10
A
D
D
R
E
S
S
1C
1D
1A
1B
1E
1F
10
11
12
13
14
15
16
17
18
19
Figure 5. CS8403A Buffer Memory Modes
C
D
A
B
E
0
1
2
3
4
5
6
7
8
9
F
C.S. Data
Channel
1st Four
Bytes of
Last 20
Status
Bytes
Data
0
Control Register 1
Control Register 2
Control Register 3
Status register 0
User Data
C.S. Data
Auxiliary
1st Four
Bytes of
C. S.
Data
Data
Memory Mode
1
Left C. S.
Left C. S.
1st Four
Bytes of
1st Four
Bytes of
Right
Right
C. S.
C. S.
Data
Data
Data
Data
2
U
N
D
N
D
E
F
E
3
I
FLAG2:
FLAG1:
FLAG0:
BKST:
TRNPT: Selects Transparent Mode appropriatley setting data delay
MASK2: Interrupt mask for FLAG2. A “1” enables the interrupt.
MASK1: Interrupt mask for FLAG1.
MASK0: Interrupt mask for FLAG0.
M1:
M0:
V:
B1:
B0:
CRCE:
MUTE:
RST:
X:00
X:01
X:02
B1
0
0
1
1
M1
0
0
1
1
BKST TRNPT
M1
7
7
7
High for first four bytes of channel status
Memory mode dependent - See Figure 11
High for last two bytes of user data
Causes realignment of data block when set to “1”
through device
Validity bit of current sample.
with B0, selects the buffer memory mode
with B1, selects the buffer memory mode
Channel status CRC Enable. Professional mode only.
When clear, transmitted audio data is set to zero.
When clear, drivers are disabled, frame counters cleared.
with M0, selects MCK frequency.
with M1, selects MCK frequency.
B0
0
1
0
1
Table 2. Buffer Memory Modes
M0
Figure 7. Control Register 1
Figure 8. Control Register 2
Table 1. MCLK Frequencies
6
6
6
Figure 6. Status Register
M0
Mode
0
1
0
1
0
1
2
3
V
5
5
5
CS8403A CS8404A
Independent Channel Status
B1
4
4
4
Buffer Memory Contents
128x Input Word Rate
192x Input Word Rate
256x Input Word Rate
384x Input Word Rate
B0
Channel Status
3
3
3
Auxiliary Data
Reserved
MCLK
MASK2 MASK1 MASK0
FLAG2 FLAG1 FLAG0
CRCE
2
2
2
MUTE
DS239PP1
1
1
1
RST
0
0
0

Related parts for CS8403A-CS