M24256-BF STMICROELECTRONICS [STMicroelectronics], M24256-BF Datasheet - Page 19

• Manufacturer Part Number: M24256-BF
• Manufacturer: STMICROELECTRONICS [STMicroelectronics]

M24256-BF, M24256-BR, M24256-BW, M24256-DR
3.12
Figure 10. Write cycle polling flowchart using ACK
Minimizing system delays by polling on ACK
During the internal Write cycle, the device disconnects itself from the bus, and writes a copy
of the data from its internal latches to the memory cells. The maximum Write time (t
shown in
can be used by the bus master.
The sequence, as shown in
●
●
●
First byte of instruction
with RW = 0 already
decoded by the device
Initial condition: a Write cycle is in progress.
Step 1: the bus master issues a Start condition followed by a device select code (the
first byte of the new instruction).
Step 2: if the device is busy with the internal Write cycle, no Ack will be returned and
the bus master goes back to Step 1. If the device has terminated the internal Write
cycle, it responds with an Ack, indicating that the device is ready to receive the second
part of the instruction (the first byte of this instruction having been sent during Step 1).
Table
16, but the typical time is shorter. To make use of this, a polling sequence
ReStart
Stop
NO
Figure
NO
Doc ID 6757 Rev 21
Start condition
Device select
addressing the
with RW = 0
in progress
operation is
Write cycle
Returned
memory
10, is:
ACK
Next
YES
Write operation
Write operation
Continue the
Data for the
YES
NO
and Receive ACK
Send Address
condition
Start
Random Read operation
Device select
Continue the
with RW = 1
YES
Device operation
AI01847d
w
) is
19/42