M24M01-S STMICROELECTRONICS [STMicroelectronics], M24M01-S Datasheet - Page 10

no-image

M24M01-S

Manufacturer Part Number
M24M01-S
Description
Manufacturer
STMICROELECTRONICS [STMicroelectronics]
Datasheet
M24M01
transfer with a Stop condition, as shown in Figure
9, without acknowledging the byte.
Sequential Read
This operation can be used after a Current Ad-
dress Read or a Random Address Read. The bus
master does acknowledge the data byte output,
and sends additional clock pulses so that the de-
vice continues to output the next byte in sequence.
To terminate the stream of bytes, the bus master
must not acknowledge the last byte, and must
generate a Stop condition, as shown in Figure 9.
The output data comes from consecutive address-
es, with the internal address counter automatically
10/19
incremented after each byte output. After the last
memory address, the address counter ‘rolls-over’,
and the device continues to output data from
memory address 00h.
Acknowledge in Read Mode
For all Read commands, the device waits, after
each byte read, for an acknowledgment during the
9
Data (SDA) Low during this time, the device termi-
nates the data transfer and switches to its Stand-
by mode.
th
bit time. If the bus master does not drive Serial

Related parts for M24M01-S