M24C64-W STMICROELECTRONICS [STMicroelectronics], M24C64-W Datasheet - Page 30

no-image

M24C64-W

Manufacturer Part Number
M24C64-W
Description
Manufacturer
STMICROELECTRONICS [STMicroelectronics]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
M24C64-W6
Manufacturer:
ST
0
Part Number:
M24C64-WBN6
Manufacturer:
ST
Quantity:
1 000
Part Number:
M24C64-WBN6
Manufacturer:
ST
0
Part Number:
M24C64-WBN6P
Manufacturer:
SIMCOM
Quantity:
1 000
Part Number:
M24C64-WBN6P
Manufacturer:
ST
0
Part Number:
M24C64-WDN6T
Manufacturer:
ST
0
Part Number:
M24C64-WDW6T
Manufacturer:
ST
Quantity:
51
Part Number:
M24C64-WDW6T
Manufacturer:
ST
Quantity:
20 000
Part Number:
M24C64-WDW6TP
Manufacturer:
HITACHI
Quantity:
21 562
Part Number:
M24C64-WDW6TP
Manufacturer:
ST
Quantity:
300
Part Number:
M24C64-WDW6TP
Manufacturer:
ST
Quantity:
20 000
Part Number:
M24C64-WDW6TP
Quantity:
2 970
Part Number:
M24C64-WDW6TP
0
DC and AC parameters
30/42
Table 17.
1. Only for M24C64 devices identified by the process letter K.
2. There is no min. or max. values for the input signal rise and fall times. It is however recommended by the
3. Characterized only, not tested in production.
4. With C
5. To avoid spurious Start and Stop conditions, a minimum delay is placed between SCL=1 and the falling or
6. t
7. WC=0 set up time condition to enable the execution of a WRITE command.
8. WC=0 hold time condition to enable the execution of a WRITE command.
t
t
DHWH
t
WLDL
QL1QL2
Symbol
t
t
t
t
XH1XH2
CLQX
CLQV
XL1XL2
t
t
t
t
t
t
t
t
t
I²C specification that the input signal rise and fall times be less than 120 ns when f
rising edge of SDA.
0.7 V
CHDH
CHCL
CLCH
DXCX
CLDX
CHDL
DHDL
CLQV
DLCL
NS
t
f
W
C
(7)(3)
(3)
(8)(3)
(5)
(6)
CC
(3)
is the time (from the falling edge of SCL) required by the SDA bus line to reach either 0.3 V
L
, assuming that the Rbus × Cbus time constant is within the values specified in
= 10 pF.
t
t
t
t
t
t
1 MHz AC characteristics
t
SU:STO
SU:DAT
HD:DAT
SU:STA
HD:STA
SU:WC
HD:WC
t
t
f
t
HIGH
Alt.
t
LOW
t
t
BUF
SCL
WR
t
DH
t
t
AA
R
F
F
Clock frequency
Clock pulse width high
Clock pulse width low
Input signal rise time
Input signal fall time
SDA (out) fall time
Data in setup time
Data in hold time
Data out hold time
Clock low to next data valid (access time)
Start condition setup time
Start condition hold time
Stop condition setup time
Time between Stop condition and next Start
condition
WC set up time (before the Start condition)
WC hold time (after the Stop condition)
Write time
Pulse width ignored (input filter on SCL and
SDA)
Doc ID 16891 Rev 27
Parameter
M24C64-W M24C64-R M24C64-F M24C64-DF
(1)
Min.
20
260
500
100
250
250
250
500
50
(2)
(2)
0
0
0
1
-
-
(4)
C
< 1 MHz.
Figure
Max.
120
450
80
(2)
(2)
1
5
-
-
-
-
-
-
-
-
-
-
-
14.
CC
or
MHz
Unit
ms
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
µs
µs
ns

Related parts for M24C64-W