W25Q16 WINBOND [Winbond], W25Q16 Datasheet - Page 34

no-image

W25Q16

Manufacturer Part Number
W25Q16
Description
8M-BIT, 16M-BIT AND 32M-BIT SERIAL FLASH MEMORY WITH DUAL AND QUAD SPI
Manufacturer
WINBOND [Winbond]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
W25Q16BVCC3
Manufacturer:
WINBOND/华邦
Quantity:
20 000
Company:
Part Number:
W25Q16BVCC3
Quantity:
21 000
Part Number:
W25Q16BVFCC3
Manufacturer:
WINBOND/华邦
Quantity:
20 000
Company:
Part Number:
W25Q16BVFCC3
Quantity:
21 000
Part Number:
W25Q16BVIG
Manufacturer:
WINBOND
Quantity:
10 549
Part Number:
W25Q16BVNIG
Manufacturer:
WINBOND/华邦
Quantity:
20 000
Part Number:
W25Q16BVSIG
Manufacturer:
JMICRON
Quantity:
1 000
Part Number:
W25Q16BVSIG
Manufacturer:
WINOND
Quantity:
20 000
Company:
Part Number:
W25Q16BVSIG
Quantity:
91
Company:
Part Number:
W25Q16BVSIG
Quantity:
111
Part Number:
W25Q16BVSNIG
Quantity:
10
Part Number:
W25Q16BVSS1G
Manufacturer:
SemiHow
Quantity:
16 000
Part Number:
W25Q16BVSSIG
Manufacturer:
WINBOND
Quantity:
9 270
Part Number:
W25Q16BVSSIG
Manufacturer:
WINBOND
Quantity:
20 655
Part Number:
W25Q16BVSSIG
Manufacturer:
WINBOND
Quantity:
8 000
Part Number:
W25Q16BVSSIG
Manufacturer:
WINBOND/华邦
Quantity:
20 000
Company:
Part Number:
W25Q16BVSSIG
Quantity:
101
W25Q80, W25Q16, W25Q32
10.2.16 Sector Erase (20h)
The Sector Erase instruction sets all memory within a specified sector (4K-bytes) to the erased state of
all 1s (FFh). A Write Enable instruction must be executed before the device will accept the Sector Erase
Instruction (Status Register bit WEL must equal 1). The instruction is initiated by driving the /CS pin low
and shifting the instruction code “20h” followed a 24-bit sector address (A23-A0) (see Figure 2). The
Sector Erase instruction sequence is shown in figure 16.
The /CS pin must be driven high after the eighth bit of the last byte has been latched. If this is not done
the Sector Erase instruction will not be executed. After /CS is driven high, the self-timed Sector Erase
instruction will commence for a time duration of t
(See AC Characteristics). While the Sector Erase
SE
cycle is in progress, the Read Status Register instruction may still be accessed for checking the status
of the BUSY bit. The BUSY bit is a 1 during the Sector Erase cycle and becomes a 0 when the cycle is
finished and the device is ready to accept other instructions again. After the Sector Erase cycle has
finished the Write Enable Latch (WEL) bit in the Status Register is cleared to 0. The Sector Erase
instruction will not be executed if the addressed page is protected by the Block Protect (TB, BP2, BP1,
and BP0) bits (see Status Register Memory Protection table).
Figure 16. Sector Erase Instruction Sequence Diagram
- 34 -

Related parts for W25Q16