HIP6502BEVAL1 INTERSIL [Intersil Corporation], HIP6502BEVAL1 Datasheet - Page 9

• Manufacturer Part Number: HIP6502BEVAL1
• Description: Multiple Linear Power Controller with ACPI Control Interface
• Manufacturer: INTERSIL [Intersil Corporation]

SOFT-START INTO ACTIVE STATES (S0, S1)
If both S3 and S5 are logic high at the time the 5VSB is
applied, the HIP6502B will assume active state wake-up and
keep off the controlled external transistors and the VCLK
output until some time (typically 25ms) after the ATX’s main
outputs used by the application (3.3V, 5V, and 12V) exceed
the set thresholds. This time-out feature is necessary in
order to insure the main ATX outputs are stabilized. The
time-out also assures smooth transitions from sleep into
active when sleep states are being supported.
3.3V
dependent on 5V
voltage reaches POR level.
During sleep to active state transitions from conditions
where the outputs are initially 0V (such as S5 to S0 transition
on the 5V
sequence directly into active state), the 3.3V
5V
high through the body diodes of the N-Channel MOSFETs
connected between these outputs and the 3.3V and 5V ATX
outputs. Figure 8 shows this start-up.
5VSB is already present when the main ATX outputs are
turned on at time T0. As a result of +3.3V
ramping up, the 3.3V
charge up through the body diodes of Q6 and Q5,
respectively (see Figure 3). At time T1, all main ATX outputs
exceed the HIP6502B’s undervoltage thresholds, and the
internal 25ms (typical) timer is initiated. At T2 the time-out
+5VSB
0V
0V
FIGURE 8. SOFT-START INTERVAL IN ACTIVE STATE
DUAL
DUAL
T0
VOLTAGES
OUTPUT
(1V/DIV)
outputs go through a quasi soft-start by being pulled
DUAL
/3.3V
INPUT VOLTAGES
T1
(2.5/3.3V
V
+3.3V
OUT1
V
(2V/DIV)
+5V
SB
+12V
output with EN5VDL = 0, or simple power-up
OUT3
SB
IN
output, whose operation is only
IN
IN
(3.3V
presence, will come up right as bias
(3.3V
MEM
MEM
DUAL
MEM
and 5V
OUTPUT SHOWN IN 2.5V SETTING)
/3.3V
T2
)
TIME
9
V
OUT5
SB
DUAL
)
(5V
T3
(2.5V
output capacitors
DUAL
SOFT-START
DLA PIN
(2V/DIV)
IN
(1V/DIV)
MEM
V
and +5V
)
MEM
OUT2, 4
, 2.5V
and
CLK
IN
)
HIP6502B
initiates a soft-start, and the 2.5V memory and clock outputs
are ramped-up, reaching regulation limits at time T3.
Simultaneous with the beginning of the memory and clock
voltage ramp-up, at time T2, the DLA pin is pulled high,
turning on Q3, Q5, and Q6 in the process, and bringing the
3.3V
time T3, as the SS voltage reaches 2.75V, the soft-start
capacitor is quickly discharged down to approximately 2.45V,
where it remains until a valid sleep state request is received
from the system.
It is important to note that in the typical application (as
pictured in Figure 3) the 3.3V memory output is powered up
during active state operation, regardless of the MSEL pin
status. Sleep state support on this output is, however,
dependent on the MSEL status.
Fault Protection
All the outputs are monitored against undervoltage events. A
severe overcurrent caused by a failed load on any of the
outputs, would, in turn, cause that specific output to
suddenly drop. If any of the output voltages drop below 80%
(typical) of their set value, such event is reported by having
the FAULT pin pulled to 5V. Additionally, exceeding the
maximum current rating of an integrated regulator (output
with pass regulator on chip) can lead to output voltage
drooping; if excessive, this droop can ultimately trip the
under-voltage detector and send a FAULT signal to the
computer system.
A FAULT condition occurring on an output when controlled
through an external pass transistor will only set off the
FAULT flag, and it will not shut off or latch off any part of the
circuit. A FAULT condition occurring on an output when
controlled through an internal pass transistor, will set off the
FAULT flag, and it will shut off the faulting regulator only. If
shutdown or latch off of the entire circuit is desired in case of
a fault, regardless of the cause, this can be achieved by
externally pulling or latching the SS pin low. Pulling the SS
pin low will also force the FAULT pin to go low and reset an
internally latched-off output.
Special consideration is given to the initial start-up
sequence. If, following a 5VSB POR event, the
3.3V
undervoltage event before the remainder of the controlled
voltages have been brought up, then the FAULT output goes
high and the entire IC latches off. Latch-off condition can be
reset by cycling the bias power (5V
on the 3.3V
handled according to the description found in the second
paragraph under the current heading.
Another condition that could set off the FAULT flag is chip
over-temperature. If the HIP6502B reaches an internal
temperature of 140
the chip continues to operate until the temperature reaches
155
o
MEM
DUAL
C (typical), when unconditional shutdown of all outputs
/3.3V
and 5V
DUAL
SB
/3.3V
DUAL
output is ramped up and is subject to an
o
C (typical), the FAULT flag is set off, but
SB
outputs in regulation. Shortly after
output at any other times are
SB
). Undervoltage events