STTS424E02BDA3E STMICROELECTRONICS [STMicroelectronics], STTS424E02BDA3E Datasheet - Page 25
![no-image](/images/no-image-200.jpg)
STTS424E02BDA3E
Manufacturer Part Number
STTS424E02BDA3E
Description
Memory module temperature sensor with a 2 Kb SPD EEPROM
Manufacturer
STMICROELECTRONICS [STMicroelectronics]
Datasheet
1.STTS424E02BDA3E.pdf
(51 pages)
STTS424E02
4.4
Note:
Table 13.
Temperature trip point registers (r/w)
The STTS424E02 Alarm mode registers provide for 11-bit data in 2s compliment format.
The data provides for one LSB = 0.25°C. All unused bits in these registers are read as '0'.
The STTS424E02 has three temperature trip point registers (see
●
●
●
If the upper or lower boundary threshold values are being altered in-system, all interrupts
should be turned off until a known state can be obtained to avoid superfluous interrupt
activity.
Table 14.
Table 15.
P2
Bit
Bit
15
13
14
15
0
0
1
0
Alarm temperature upper boundary threshold
Alarm temperature lower boundary threshold
Critical temperature trip point value
P1
Below (temperature) alarm window
– 0 = Temperature is equal to or above the alarm window lower boundary temperature.
– 1 = Temperature is below the alarm window.
Above (temperature) alarm window.
– 0 = Temperature is equal to or below the alarm window upper boundary temperature.
– 1 = Temperature is below the alarm window.
Above critical trip
– 0 = Temperature is below the critical temperature setting.
– 1 = Temperature is equal to or above the critical temperature setting.
Bit
14
1
1
0
0
P0
Bit
0
1
0
13
Temperature register bit definitions
Temperature trip point register format
Alarm temperature upper boundary register format
0
UPPER
LOWER
CRITICAL Critical temperature
MSB
Sign
Name
Bit
12
Bit
11
Alarm temperature upper boundary
Alarm temperature lower boundary
Alarm window upper boundary temperature
Bit
10
Definition with Hysteresis = 0
Register description
Bit
9
(Table
Bit
8
17).
Bit
7
(Table
(Table
Bit
6
16), and
15),
Bit
5
Temperature sensor registers
Width
(bits)
Bit
4
16
16
16
Table
Bit
3
14):
(R/W)
Type
R/W
R/W
R/W
LSB
Bit
2
state (POR)
Default
Bit
00 00
00 00
00 00
1
0
25/51
Bit
0
0