AT90PWM2B-16SE ATMEL [ATMEL Corporation], AT90PWM2B-16SE Datasheet - Page 164

• Manufacturer Part Number: AT90PWM2B-16SE
• Description: 8-bit Microcontroller with 8K Bytes In-System Programmable Flash
• Manufacturer: ATMEL [ATMEL Corporation]

16.25.11 PSC 0 Control Register – PCTL0
164
AT90PWM2/3/2B/3B
update of the PSC internal registers will be done at the end of the PSC cycle if the Output Com-
pare Register RB has been the last written.
When set, this bit prevails over LOCK (bit 5)
• Bit 5 – PLOCKn: PSC n Lock
When this bit is set, the Output Compare Registers RA, RB, SA, SB, the Output Matrix POM2
and the PSC Output Configuration PSOCn can be written without disturbing the PSC cycles.
The update of the PSC internal registers will be done if the LOCK bit is released to zero.
• Bit 4:3 – PMODEn1: 0: PSC n Mode
Select the mode of PSC.
Table 16-13. PSC n Mode Selection
• Bit 2 – POPn: PSC n Output Polarity
If this bit is cleared, the PSC outputs are active Low.
If this bit is set, the PSC outputs are active High.
• Bit 1 – PCLKSELn: PSC n Input Clock Select
This bit is used to select between CLKPF or CLKPS clocks.
Set this bit to select the fast clock input (CLKPF).
Clear this bit to select the slow clock input (CLKPS).
• Bit 0 – POME2: PSC 2 Output Matrix Enable (PSC2 only)
Set this bit to enable the Output Matrix feature on PSC2 outputs. See
157.
When Output Matrix is used, the PSC n Output Polarity POPn has no action on the outputs.
Bit
Read/Write
Initial Value
PMODEn1
0
0
1
1
PPRE01
R/W
PMODEn0
0
1
0
1
7
0
PPRE00
R/W
6
0
Description
One Ramp Mode
Two Ramp Mode
Four Ramp Mode
Center Aligned Mode
PBFM0
R/W
5
0
PAOC0B
R/W
4
0
PAOC0A
R/W
3
0
PARUN0
R/W
2
0
PCCYC0
R/W
“PSC2 Outputs” on page
1
0
PRUN0
R/W
0
0
4317J–AVR–08/10
PCTL0