DSPIC30F6011A MICROCHIP [Microchip Technology], DSPIC30F6011A Datasheet - Page 129

no-image

DSPIC30F6011A

Manufacturer Part Number
DSPIC30F6011A
Description
High-Performance Digital Signal Controllers
Manufacturer
MICROCHIP [Microchip Technology]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
DSPIC30F6011A-20E/PF
Manufacturer:
Microchip Technology
Quantity:
10 000
Part Number:
DSPIC30F6011A-20E/PT
Manufacturer:
Microchip Technology
Quantity:
10 000
Part Number:
DSPIC30F6011A-20E/PT
Manufacturer:
MICROCHIP/微芯
Quantity:
20 000
Part Number:
DSPIC30F6011A-20I/PT
Manufacturer:
Microchip Technology
Quantity:
10 000
Part Number:
DSPIC30F6011A-30I/PF
Manufacturer:
MICROCHIP
Quantity:
966
Part Number:
DSPIC30F6011A-30I/PF
Manufacturer:
MICROCHIP
Quantity:
316
Part Number:
DSPIC30F6011A-30I/PF
Manufacturer:
Microchip Technology
Quantity:
10 000
Part Number:
DSPIC30F6011A-30I/PT
Manufacturer:
Microchip Technology
Quantity:
10 000
18.3.7
The DCI module has a dedicated 12-bit time base that
produces the bit clock. The bit clock rate (period) is set
by writing a non-zero 12-bit value to the BCG<11:0>
control bits in the DCICON1 SFR.
When the BCG<11:0> bits are set to zero, the bit clock
will be disabled. If the BCG<11:0> bits are set to a non-
zero value, the bit clock generator is enabled. These
bits should be set to ‘0’ and the CSCKD bit set to ‘1’ if
the serial clock for the DCI is received from an external
device.
The formula for the bit clock frequency is given in
Equation 18-2.
TABLE 18-1:
© 2005 Microchip Technology Inc.
Note 1: When the CSCK signal is applied externally (CSCKD = 1), the external clock high and low times must meet
F
S
44.1
(KHz)
12
32
48
8
2: When the CSCK signal is applied externally (CSCKD = 1), the BCG<11:0> bits have no effect on the
BIT CLOCK GENERATOR
the device timing requirements.
operation of the DCI module.
DEVICE FREQUENCIES FOR COMMON CODEC CSCK FREQUENCIES
F
dsPIC30F6011A/6012A/6013A/6014A
CSCK
256
256
32
32
64
/F
S
F
CSCK
1.4112
2.048
3.072
1.024
3.072
(MHz)
Preliminary
(1)
F
OSC
5.6448
8.192
6.144
8.192
6.144
EQUATION 18-2:
The required bit clock frequency will be determined by
the system sampling rate and frame size. Typical bit
clock frequencies range from 16x to 512x the converter
sample rate depending on the data converter and the
communication protocol that is used.
To achieve bit clock frequencies associated with com-
mon audio sampling rates, the user will need to select
a crystal frequency that has an ‘even’ binary value.
Examples of such crystal frequencies are listed in
Table 18-1.
(MH
Z
)
F
PLL
BCK
16
4
8
8
8
=
BIT CLOCK FREQUENCY
2 (BCG + 1)
F
CY
F
CY
11.2896
12.288
16.384
24.576
8.192
(MIPS)
DS70143B-page 127
BCG
1
1
7
3
3
(2)

Related parts for DSPIC30F6011A