MC908GR16ACFA FREESCALE [Freescale Semiconductor, Inc], MC908GR16ACFA Datasheet - Page 156

no-image

MC908GR16ACFA

Manufacturer Part Number
MC908GR16ACFA
Description
M68HC08 Microcontrollers
Manufacturer
FREESCALE [Freescale Semiconductor, Inc]
Datasheets

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MC908GR16ACFAE
Manufacturer:
FREESCALE
Quantity:
3 670
Part Number:
MC908GR16ACFAE
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MC908GR16ACFAE
Manufacturer:
FREESCALE
Quantity:
3 670
Part Number:
MC908GR16ACFAE
Manufacturer:
FREESCALE
Quantity:
20 000
Part Number:
MC908GR16ACFAER
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MC908GR16ACFAER
Manufacturer:
FREESCALE
Quantity:
8 000
Enhanced Serial Communications Interface (ESCI) Module
14.6 ESCI During Break Module Interrupts
The BCFE bit in the break flag control register (SBFCR) enables software to clear status bits during the
break state. See
To allow software to clear status bits during a break interrupt, write a 1 to the BCFE bit. If a status bit is
cleared during the break state, it remains cleared when the MCU exits the break state.
To protect status bits during the break state, write a 0 to the BCFE bit. With BCFE at 0 (its default state),
software can read and write I/O registers during the break state without affecting status bits. Some status
bits have a two-step read/write clearing procedure. If software does the first step on such a bit before the
break, the bit cannot change during the break state as long as BCFE is at 0. After the break, doing the
second step clears the status bit.
14.7 I/O Signals
Port E shares two of its pins with the ESCI module. The two ESCI I/O pins are:
14.7.1 PTE0/TxD (Transmit Data)
The PTE0/TxD pin is the serial data output from the ESCI transmitter. The ESCI shares the PTE0/TxD
pin with port E. When the ESCI is enabled, the PTE0/TxD pin is an output regardless of the state of the
DDRE0 bit in data direction register E (DDRE).
14.7.2 PTE1/RxD (Receive Data)
The PTE1/RxD pin is the serial data input to the ESCI receiver. The ESCI shares the PTE1/RxD pin with
port E. When the ESCI is enabled, the PTE1/RxD pin is an input regardless of the state of the DDRE1 bit
in data direction register E (DDRE).
14.8 I/O Registers
These I/O registers control and monitor ESCI operation:
156
PTE0/TxD — transmit data
PTE1/RxD — receive data
ESCI control register 1, SCC1
ESCI control register 2, SCC2
ESCI control register 3, SCC3
ESCI status register 1, SCS1
ESCI status register 2, SCS2
ESCI data register, SCDR
ESCI baud rate register, SCBR
ESCI prescaler register, SCPSC
ESCI arbiter control register, SCIACTL
ESCI arbiter data register, SCIADAT
Chapter 19 Development
MC68HC908GR16A Data Sheet, Rev. 1.0
Support.
Freescale Semiconductor

Related parts for MC908GR16ACFA