MC9S12DJ256 MOTOROLA [Motorola, Inc], MC9S12DJ256 Datasheet - Page 73
![no-image](/images/no-image-200.jpg)
MC9S12DJ256
Manufacturer Part Number
MC9S12DJ256
Description
MC9S12DT256 Device User Guide V03.03
Manufacturer
MOTOROLA [Motorola, Inc]
Datasheet
1.MC9S12DJ256.pdf
(130 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MC9S12DJ256B
Manufacturer:
NO
Quantity:
20 000
Part Number:
MC9S12DJ256BCFU
Manufacturer:
MOTOROLA/摩托罗拉
Quantity:
20 000
Part Number:
MC9S12DJ256BMFU
Manufacturer:
MOTOROLA/摩托罗拉
Quantity:
20 000
Company:
Part Number:
MC9S12DJ256CCFU
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MC9S12DJ256CCFU
Manufacturer:
MOTOROLA/摩托罗拉
Quantity:
20 000
Company:
Part Number:
MC9S12DJ256CCPV
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Company:
Part Number:
MC9S12DJ256CFUE
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Company:
Part Number:
MC9S12DJ256MPVE
Manufacturer:
Freescale Semiconductor
Quantity:
135
Section 4 Modes of Operation
4.1 Overview
Eight possible modes determine the operating configuration of the MC9S12DT256. Each mode has an
associated default memory map and external bus configuration controlled by a further pin.
Three low power modes exist for the device.
4.2 Chip Configuration Summary
The operating mode out of reset is determined by the states of the MODC, MODB, and MODA pins during
reset (Table 4-1). The MODC, MODB, and MODA bits in the MODE register show the current operating
mode and provide limited mode switching during operation. The states of the MODC, MODB, and MODA
pins are latched into these bits on the rising edge of the reset signal. The ROMCTL signal allows the setting
of the ROMON bit in the MISC register thus controlling whether the internal Flash is visible in the
memory map. ROMON = 1 mean the Flash is visible in the memory map. The state of the ROMCTL pin
is latched into the ROMON bit in the MISC register on the rising edge of the reset signal.
For further explanation on the modes refer to the Core User Guide.
BKGD =
MODC
0
0
0
0
1
1
1
1
MODB
PE6 =
0
0
1
1
0
0
1
1
PE7 = XCLKS
MODA
PE5 =
0
1
0
1
0
1
0
1
Table 4-2 Clock Selection Based on PE7
1
ROMCTL
PK7 =
Table 4-1 Mode Selection
X
X
X
X
Colpitts Oscillator selected
0
1
0
1
0
1
0
1
ROMON
Bit
1
1
0
0
1
0
1
0
1
1
0
1
Description
Special Single Chip, BDM allowed and ACTIVE. BDM is
allowed in all other modes but a serial command is
required to make BDM active.
Emulation Expanded Narrow, BDM allowed
Special Test (Expanded Wide), BDM allowed
Emulation Expanded Wide, BDM allowed
Normal Single Chip, BDM allowed
Normal Expanded Narrow, BDM allowed
Peripheral; BDM allowed but bus operations would cause
bus conflicts (must not be used)
Normal Expanded Wide, BDM allowed
MC9S12DT256 Device User Guide — V03.03
Mode Description
71