X4163 INTERSIL [Intersil Corporation], X4163 Datasheet - Page 11
![no-image](/images/no-image-200.jpg)
X4163
Manufacturer Part Number
X4163
Description
CPU Supervisor with 16K EEPROM
Manufacturer
INTERSIL [Intersil Corporation]
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
X4163P
Manufacturer:
Intersil
Quantity:
1 200
Company:
Part Number:
X4163P-2.7
Manufacturer:
Intersil
Quantity:
800
Company:
Part Number:
X4163PI
Manufacturer:
Intersil
Quantity:
800
Company:
Part Number:
X4163PI-2.7
Manufacturer:
Intersil
Quantity:
500
Figure 12. Current Address Read Sequence
Serial Read Operations
Read operations are initiated in the same manner as
write operations with the exception that the R/W bit of
the Slave Address Byte is set to one. There are three
basic read operations: Current Address Reads, Ran-
dom Reads, and Sequential Reads.
Current Address Read
Internally the device contains an address counter that
maintains the address of the last word read incre-
mented by one. Therefore, if the last read was to
address n, the next read operation would access data
from address n+1. On power up, the address of the
address counter is undefined, requiring a read or write
operation for initialization.
Upon receipt of the Slave Address Byte with the R/W
bit set to one, the device issues an acknowledge and
then transmits the eight bits of the Data Byte. The
master terminates the read operation when it does not
respond with an acknowledge during the ninth clock
and then issues a stop condition. Refer to Figure 12
for the address, acknowledge, and data transfer
sequence.
It should be noted that the ninth clock cycle of the read
operation is not a “don’t care.” To terminate a read
operation, the master must either issue a stop condi-
tion during the ninth cycle or hold SDA HIGH during
the ninth clock cycle and then issue a stop condition.
Figure 13. Random Address Read Sequence
Signals from
Signals from
the Master
the Slave
SDA Bus
S
a
r
t
t
1
11
0
Address
1
Slave
0
Signals from
Signals from
the Master
the Slave
SDA Bus
0
C
A
K
Word Address
Byte 1
S
a
t
r
t
1
X4163, X4165
0
1
Address
Slave
0
C
A
K
Word Address
Byte 0
1
Random Read
Random read operation allows the master to access
any memory location in the array. Prior to issuing the
Slave Address Byte with the R/W bit set to one, the
master must first perform a “dummy” write operation.
The master issues the start condition and the Slave
Address Byte, receives an acknowledge, then issues
the Word Address Bytes. After acknowledging receipts
of the Word Address Bytes, the master immediately
issues another start condition and the Slave Address
Byte with the R/W bit set to one. This is followed by an
acknowledge from the device and then by the eight bit
word. The master terminates the read operation by not
responding with an acknowledge and then issuing a
stop condition. Refer to Figure 13 for the address,
acknowledge, and data transfer sequence.
There is a similar operation, called “Set Current
Address” where the device does no operation, but
enters a new address into the address counter if a
stop is issued instead of the second start shown in Fig-
ure 13. The device goes into standby mode after the
stop and all bus activity will be ignored until a start is
detected. The next Current Address Read operation
reads from the newly loaded address. This operation
could be useful if the master knows the next address it
needs to read, but is not ready for the data.
A
C
K
A
C
K
Data
S
a
t
r
t
Address
Slave
S
o
p
t
1
A
C
K
Data
April 13, 2005
S
o
p
t
FN8120.0