71M6534 MAXIM [Maxim Integrated Products], 71M6534 Datasheet - Page 91

no-image

71M6534

Manufacturer Part Number
71M6534
Description
Exceeds IEC 62053/ANSI C12.20 Standards
Manufacturer
MAXIM [Maxim Integrated Products]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
71M6534-IGT/F
Manufacturer:
HONEYWELL
Quantity:
10
Part Number:
71M6534-IGT/F
Manufacturer:
Maxim Integrated
Quantity:
10 000
Part Number:
71M6534-IGT/F
Manufacturer:
MAXIM/美信
Quantity:
20 000
Part Number:
71M6534-IGTR/F
Manufacturer:
Maxim Integrated
Quantity:
10 000
Part Number:
71M6534H-IGT/F
Manufacturer:
Maxim Integrated
Quantity:
10 000
Part Number:
71M6534H-IGTR/F
Manufacturer:
Maxim Integrated
Quantity:
10 000
FDS_6533_6534_004
Rev 2
OPT_RXDIS
OPT_RXINV
OPT_TXE[1:0]
OPT_TXINV
OPT_TXMOD
PLL_OK
PLS_MAXWIDTH
[7:0]
PLS_INTERVAL
[7:0]
PLS_INV
PREBOOT
PREG[16:0]
PRE_SAMPS[1:0] 2001[7:6]
2008[5]
2008[4]
2007[7:6]
2008[0]
2008[1]
2003[6]
2080[7:0]
2081[7:0]
2004[6]
SFRB2[7]
201C[2:0]
201D[7:0]
201E[7:2]
FF
00
0
0
0
0
0
0
0
4
0
0
0
NV
NV
NV
00
FF
0
0
0
0
0
0
0
0
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R
R
Configures OPT_RX to an analog input to the optical UART comparator or as a digital
input/output, DIO1.
Inverts the result from the OPT_RX comparator when 1. Affects only the UART input.
Has no effect when OPT_RX is used as a DIO input.
Configures the OPT_TX output pin.
Inverts OPT_TX when 1. This inversion occurs before modulation.
Enables modulation of OPT_TX. When OPT_TXMOD is set, OPT_TX is modulated
when it would otherwise have been zero. The modulation is applied after any inversion
caused by OPT_TXINV.
Indicates that system power is present and the clock generation PLL is settled.
Determines the maximum width of the pulse (low going pulse).
The maximum pulse width is (2*PLS_MAXWIDTH + 1)*T
If PLS_INTERVAL = 0, T
is disabled and pulses are output with a 50% duty cycle.
For PULSE_W and PULSE_V only, if the FIFO is used, PLS_INTERVAL must be set to
81. If PLS_INTERVAL = 0, the FIFO is not used and pulses are output as soon as the
CE issues them.
Inverts the polarity of the pulse outputs Normally, these pulses are active low. When
inverted, they become active high.
Indicates that the preboot sequence is active.
RTC adjust. See Section
PREG[16:0] and QREG[1:0] are separate in hardware but can be programmed with a
single number calculated by the MPU. . PREG[16:0] and QREG[1:0] are non-volatile,
but have no correcting function in SLEEP mode.
The duration of the pre-summer, in samples.
OPT_TXE[1:0]
PRE_SAMPS[1:0]
0 = OPT_RX, 1 = DIO1.
0x0FFBF ≤ PREG ≤ 0x10040
00
01
10
11
00
01
10
11
Function
OPT_TX
DIO2
WPULSE
RPULSE
I
is the sample time (397 µs). If set to 255, pulse width control
Pre-Summer Duration
1.5.3 Real-Time Clock (RTC)
100
42
50
84
71M6533/G/H and 71M6534/H Data Sheet
for additional details.
I
. Where T
I
is PLS_INTERVAL.
91

Related parts for 71M6534