NCN8025A ONSEMI [ON Semiconductor], NCN8025A Datasheet

no-image

NCN8025A

Manufacturer Part Number
NCN8025A
Description
Compact SMART CARD Interface IC
Manufacturer
ONSEMI [ON Semiconductor]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
NCN8025A-EVB
Manufacturer:
P&S
Quantity:
5
Part Number:
NCN8025AMNTXG
Manufacturer:
LITTLEFUSE
Quantity:
3 400
Part Number:
NCN8025AMNTXG
Manufacturer:
ON/安森美
Quantity:
20 000
Part Number:
NCN8025AMNTXG
0
Company:
Part Number:
NCN8025AMNTXG
Quantity:
3 000
NCN8025 / NCN8025A
Compact SMART CARD
Interface IC
smart card interface IC. It is dedicated for 1.8 V / 3.0 V / 5.0 V smart
card reader/writer applications. The card V
built−in very low drop out and low noise LDO.
UICC and related standards including NDS and other STB standards
(Nagravision, Irdeto...). It satisfies the requirements specifying
conditional access into Set−Top−Boxes (STB) or Conditional Access
Modules (CAM and CAS).
(NCN8025A) providing all of the industry−standard features usually
required for STB smart card interface. It is also offered in a very
compact package profile, QFN−16 (NCN8025), satisfying the
requirements of cost−efficiency and space−saving requested by CAM
and SIM applications.
note AND8003/D, available upon request (please contact your local
ON Semiconductor sales office or representative).
Features
© Semiconductor Components Industries, LLC, 2012
May, 2012 − Rev. 4
The NCN8025 / NCN8025A is a compact and cost−effective single
The device is fully compatible with the ISO 7816−3, EMV 4.2,
This smart card interface IC is available in a QFN−24 package
For details regarding device implementation refer to application
Standards Including NDS and Other STB Standards (Nagravision,
Irdeto...)
(QFN−24) − 1 Bidirectional I/O Level Shifter for the QFN−16
compact version
Generation such as ICC v 70 mA
3.0 V to 5.5 V (@ 3.0 V) & 4.85 V to 5.5 V (@ 5.0 V)
Independent Power Supply range on Controller
Interface such as V
Handles Class A, B and C Smart Cards
Short Circuit Protection on all Card Pins
Support up to 27 MHz input Clock with Internal
Division Ratio 1/1, 1/2, 1/4 and 1/8 through CLKDIV1
and CLKDIV2
ESD Protection on Card Pins up to +8 kV (Human
Body Model)
Activation / Deactivation Sequences (ISO7816
Sequencer)
Fault Protection Mechanisms Enabling Automatic
Device Deactivation in Case of Overload, Overheating,
Card Take−off or Power Supply Drop−out (OCP, OTP,
UVP)
Single IC Card Interface
Fully Compatible with ISO 7816−3, EMV4.2, UICC and Related
3 Bidirectional Buffered I/O Level Shifters (C4, C7 and C8)
1.8 V, 3.0 V or 5.0 V $ 5 % Regulated Card Power Supply
Regulator Power Supply: V
DD
= 2.7 V to 5.5 V
DDP
= 2.7 V to 5.5 V (@ 1.8 V),
CC
supply is provided by a
1
Typical Application
Interrupt Signal INT for Card Presence and Faults
External Under−Voltage Lockout Threshold
Adjustment on VDD (PORADJ Pin) (Except QFN−16)
Available in 2 Package Formats: QFN−24
(NCN8025A) and QFN−16 (NCN8025)
These are Pb−Free Devices
Pay TV, Set Top Box Decoder with Conditional Access
and Pay−per−View
Conditional Access Module (CAM / CAS)
SIM card interface applications (UICC / USIM)
Point Of Sales and Transaction Terminals
Electronic Payment and Identification
See detailed ordering and shipping information in the package
dimensions section on page 13 of this data sheet.
(*Note: Microdot may be in either location)
1
ORDERING INFORMATION
A
L
Y
W
G
http://onsemi.com
CASE 488AK
MN SUFFIX
CASE 485L
MT SUFFIX
= Assembly Location
= Wafer Lot
= Year
= Work Week
= Pb−Free Package
QFN24
QFN16
Publication Order Number:
DIAGRAMS
MARKING
ALYWG
ALYWG
8025A
NCN
NCN
8025
NCN8025/D
G
G

Related parts for NCN8025A

NCN8025A Summary of contents

Page 1

... NCN8025 / NCN8025A Compact SMART CARD Interface IC The NCN8025 / NCN8025A is a compact and cost−effective single smart card interface IC dedicated for 1 3 5.0 V smart card reader/writer applications. The card V built−in very low drop out and low noise LDO. The device is fully compatible with the ISO 7816−3, EMV 4.2, UICC and related standards including NDS and other STB standards (Nagravision, Irdeto ...

Page 2

... VSEL0 NCN8025A VDDP PRES PRES 4 Exposed Pad CI/O 5 GND 6 CAUX2 Figure 2. NCN8025A − QFN−24 Pinout (Top View) VDDP 10 uF 100 nF PRES PRES GND CVCC CRST CCLK CAUX1 CAUX2 CI/O GND GND GND GND 19 18 CLKIN 17 INT VSEL0 ...

Page 3

... VSEL1 12 CMDVCC 17 INT 22 CLKDIV1 CLKDIV2 23 18 CLKIN 14 RSTIN I/Ouc 19 AUX1uc 20 AUX2uc 21 GND 25 Figure 4. NCN8025A Block Diagram (QFN−24 Pin Numbering) PIN FUNCTION AND DESCRIPTION Pin Pin (QFN24) (QFN16) Name Type 1 1 VSEL0 Input 2 2 VDDP Power 3 3 PRES Input 4 − PRES ...

Page 4

PIN FUNCTION AND DESCRIPTION Pin Pin (QFN24) (QFN16) Name Type 6 − CAUX2 Input/ Output 7 − CAUX1 Input/ Output 8 − GND Ground 9 5 CCLK Output 10 6 CRST Output 11 7 CVCC Power Output 12 8 CMDVCC ...

Page 5

ATTRIBUTES ESD protection Human Body Model (HBM) (Note 1) Card Pins (card interface pins 3−11) All Other Pins Machine Model (MM) Card Pins (card interface pins 3−11) All Other Pins Moisture sensitivity (Note 2) QFN−24 and QFN−16 Flammability Rating Oxygen ...

Page 6

POWER SUPPLY SECTION ( Symbol V Regulator Power Supply, DDP CVCC = 5.0 V, |ICC| ≤ (EMV Conditions) |ICC| ≤ (NDS Conditions) CVCC = 3.0 V, |ICC| ≤ CVCC ...

Page 7

HOST INTERFACE SECTION CLKIN, RSTIN, I/Ouc, AUX1uc, AUX2uc, CLKDIV1, CLKDIV2, CMDVCC, VSEL0, VSEL1 (V 3 25° MHz) DDP amb CLKIN Symbol F Clock frequency on pin CLKIN (Note 7) CLKIN ...

Page 8

SMART CARD INTERFACE SECTION MHz) CLKIN Symbol CRST @ CVCC = 1.8 V, 3 Output RESET Output RESET Output RESET Rise time @ C R ...

Page 9

... Activation Time (Note 9) act T Deactivation Time (Note 9) deact Temp Shutdown temperature (Note Guaranteed by design and characterization. POWER SUPPLY The NCN8025 / NCN8025A smart card interface has two power supplies: V and DDP V is common to the system controller and the interface. DD The applied V range can go from 2 ...

Page 10

CLOCK DIVIDER: The input clock can be divided by 1/1, 1/2, 1/4, or 1/8, depending upon the specific application, prior to be applied to the smart card driver. These division ratios are programmed using pins CLKDIV1 and CLKDIV2 (see Table ...

Page 11

CMDVCC CVCC CIO CCLK RSTIN CRST ~200 ms Figure 5. Activation Sequence − RSTIN Mode (RSTIN Starting High) CMDVCC CVCC CIO CCLK RSTIN CRST act Figure 6. Activation Sequence − Normal Mode ...

Page 12

... CRST CCLK CIO CVCC FAULT DETECTION In order to protect both the interface and the external smart card, the NCN8025 / NCN8025A provides security features to prevent failures or damages as depicted here after. − Card extraction detection − V under voltage detection DD − Short−circuit or overload on CVCC ...

Page 13

... High only at the end of the debounce time. When the card is removed a deactivation sequence is automatically and immediately performed and INT goes Low. ESD PROTECTION The NCN8025 / NCN8025A includes devices to protect the pins against the ESD spike voltages. To cope with the different ESD voltages developed across these pins, the built VSEL0 ...

Page 14

PACKAGE DIMENSIONS PIN 1 IDENTIFICATION SEATING REF PLANE 24X ...

Page 15

D Ç Ç Ç Ç Ç Ç PIN 1 LOCATION 0.15 C TOP VIEW 0.15 C (A3) 0. 0.08 C SIDE VIEW D2 L 16X 5 8 NOTE 16X 16X ...

Related keywords