XRT59L91ID EXAR [Exar Corporation], XRT59L91ID Datasheet

no-image

XRT59L91ID

Manufacturer Part Number
XRT59L91ID
Description
Single-Chip E1 Line Interface Unit
Manufacturer
EXAR [Exar Corporation]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
XRT59L91ID
Manufacturer:
EXAR/艾科嘉
Quantity:
20 000
Part Number:
XRT59L91ID-F
Manufacturer:
LT
Quantity:
599
Part Number:
XRT59L91ID-F
Manufacturer:
EXAR/艾科嘉
Quantity:
20 000
Part Number:
XRT59L91IDTR
Manufacturer:
EXAR/艾科嘉
Quantity:
20 000
Part Number:
XRT59L91IDTR-F
Manufacturer:
EXAR/艾科嘉
Quantity:
20 000
Company:
Part Number:
XRT59L91IDTR-F
Quantity:
4 500
FEATURES
ORDERING INFORMATION
GENERAL DESCRIPTION
The XRT59L91 is an optimized single-chip analog 3.3V
E1 line interface unit (LIU) fabricated using low power
CMOS technology. The LIU IC consists of both a
Transmitter and a Receiver function. The Transmitter
accepts a TTL or CMOS level signal from the Terminal
Equipment; and outputs this data to the line via bipolar
pulses that are compliant to the ITU-T G.703 pulse
template for E1. The Receiver accepts an attenuated
bipolar line signal (from the remote terminal equipment)
and outputs this data to the (near-end) terminal equip-
ment via CMOS level signals.
Complete E1 (CEPT) line interface unit
(Transmitter and Receiver)
Generates transmit output pulses that are
compliant with the ITU-T G.703 Pulse Template
for 2.048Mbps (E1) rates
Line Drivers
Receiver can either be transformer or capaci-
tively-coupled to the line
Detects and Clears LOS (Loss of Signal) per
ITU-T G.775
Compliant with the ITU-T G.823 Jitter Tolerance
Requirements
Compliant with the ITU-T G.703 EOS Over-
voltage protection requirements
On-Chip Pulse Shaping for both 75W and 120W
EXAR Corporation, 48720 Kato Road, Fremont, CA 94538 · (510) 668-7000 · FAX (510) 668-7017
Preliminary
Rev. P2.00
XRT59L91ID
Part No.
16 LD JEDEC SOIC (300 mil)
Package
APPLICATIONS
The receiver input can be transformer or capacitively-
coupled to the line. The receiver input is transformer-
coupled to the line, using the 2:1 step-down trans-
former. The transmitter is coupled to the line using a
1:2 step-up transformer. This same configuration is
applicable for both balanced (120W ) and unbalanced
(75W ) interfaces.
Supports both Local- and Remote-Loop back
Operations
Logic Inputs accept either 3.3V or 5.0V levels
Operates over the Industrial Temperature Range
Ultra Low Power Dissipation
+3.3V Supply Operation
PDH Multiplexers
SDH Multiplexers
Digital Cross-Connect Systems
DECT (Digital European Cordless Telephone)
Base Stations
CSU/DSU Equipment.
Test Equipment
Temperature Range
-40°C to +85°C
Operating
XRT59L91
Line Interface Unit
Single-Chip E1
October 1999-1

Related parts for XRT59L91ID

XRT59L91ID Summary of contents

Page 1

... CMOS level signals. ORDERING INFORMATION Part No. XRT59L91ID Rev. P2.00 EXAR Corporation, 48720 Kato Road, Fremont, CA 94538 · (510) 668-7000 · FAX (510) 668-7017 Supports both Local- and Remote-Loop back Operations Logic Inputs accept either 3 ...

Page 2

XRT59L91 RTIP Recei Receive Equaliz ve Equalizer RRing er Loca Local Loop l Loop Back LLoop Back TTIP TRing Figure 1. XRT59L91 Block Diagram Rev. P2.00 Preliminary RxLO S Peak Detector/ Peak ...

Page 3

PIN CONFIGURATION PIN DESCRIPTION Pin# Symbol Type 1 TxClk ...

Page 4

XRT59L91 PIN DESCRIPTION Pin# Symbol Type 3 TxNEG I 4 LLoop I 5 RLoop I Rev. P2.00 Preliminary Description Transmit – Negative Data Input: The exact signal that should be applied to this input pin depends upon whether the user ...

Page 5

PIN DESCRIPTION Pin# Symbol Type 6 RxPOS O 7 RxNEG O 8 RxLOS O 9 RTIP I 10 RRing I 11 RVSS - 12 RVDD - 13 TTIP O 14 TVDD - 15 TRing O 16 TVSS - Rev. P2.00 ...

Page 6

XRT59L91 AC ELECTRICAL CHARACTERISTICS 25°C Unless otherwise specified Parameter TClk Clock Period TClk Duty Cycle Transmit Data Setup Time Transmit Data Hold Time Transmit Data Prop. Delay Time - RZ data Mode - NRZ data Mode ...

Page 7

RECEIVER ELECTRICAL CHARACTERISTICS T =-40 to 85°C, V =3.3V±5%, unless otherwise specified Parameter Receiver Loss of Signal: Threshold to Assert Threshold to Clear Time Delay Hysteresis Receiver Sensitivity Interference Margin Input Impedance Jitter Tolerance: 20Hz 700Hz 10KHz —100KHz ...

Page 8

XRT59L91 SYSTEM DESCRIPTION The XRT59L91 device is a single channel E1 trans- ceiver that provides an electrical interface for 2.048Mbps applications. XRT59L91 includes a receive circuit that converts an ITU-T G.703 compliant bipolar signal into a TTL compatible logic levels. ...

Page 9

TxPO S TxNEG TClk Figure 2. Illustration on how the XRT59L91 Device Samples the data on the In general, if the XRT59L91 device samples a “1” on the TxPOS input pin, then the “Transmit Section” of the device will ultimately ...

Page 10

XRT59L91 Figure 3, indicates that when the user is operating the XRT59L91 device in the “Clockless” Mode, then the Terminal Equipment must do the following. Not apply a signal on the “TxClk” line. When applying a pulse (to either the ...

Page 11

With input signal as described above, the XRT59L91 device will take each mark (which is provided to it via the “Transmit Input Interface” block, and will generate a pulse that complies with the pulse template, presented in Figure 4 (when ...

Page 12

XRT59L91 Figure 6. Illustration ...

Page 13

Transmit Transformer Recommendations Parameter Turns Ratio Primary Inductance Isolation Voltage Leakage Inductance The Following Transformers Are Recommended For Use: Part Num ber Vendor PE-65835 Pulse TTI 7154-R Transpower Technologies, Inc. TG26-1205 HALO Note: More transformers will be added to this ...

Page 14

XRT59L91 2.0 The Receive Section The Receive Section of the XRT59L91 device consists of the following blocks: The “Receive Equalizer” block The “Peak Detector” and “Slicer” block The “LOS Detector” block The “Receive Output Interface” block ...

Page 15

XRT59L91 Figure 8. Recommended ...

Page 16

XRT59L91 2.2 The “Receive Equalizer” Block After the XRT59L91 device has received the incoming line signal, via the RTIP and RRing input pins, the first block that this signal will pass through is the Receive Equalizer block. As the line ...

Page 17

Timing Requirements associated with Declaring and Clearing the LOS Indicator. The XRT59L91 device was designed to meet the ITU- T G.775 specification timing requirements for declar- ing and clearing the LOS indicator. In particular, the XRT59L91 device will declare LOS, ...

Page 18

XRT59L91 3.0 Diagnostic Features In order to support diagnostic operations, the XRT59L91 supports the following loopback modes: Local Loopback Remote Loopback Each of these loopback modes will be discussed below. 3.1 The Local Loop-Back Mode When the XRT59L91 device is ...

Page 19

The user can configure the XRT59L91 device to oper- ate in the “Local Loop-back” Mode, by pulling the “LLoop” input pin (pin 4) to VDD. 3.2 The Remote Loop Back Mode When the XRT59L91 device is configured to operate in ...

Page 20

XRT59L91 4.0 Shutting off the Transmitter The XRT59L91 device permits the user to shut the “Transmit Driver” within the Transmit Section of the chip. This feature can be useful for system redundancy design considerations or during diagnostic testing. The user ...

Page 21

APPLICATIONS INFORMATION Figures 16, 17 and 18, provide example schematics on how to interface the XRT59L91 device to the line, under the following conditions: ...

Page 22

XRT59L91 xLin ...

Page 23

LIn ...

Page 24

XRT59L91 ...

Page 25

Rev. P2.00 Preliminary 25 XRT59L91 ...

Page 26

XRT59L91 Rev. P2.00 Preliminary Notes 26 ...

Page 27

Rev. P2.00 Preliminary Notes 27 XRT59L91 ...

Page 28

XRT59L91 EXAR Corporation reserves the right to make changes to the products contained in this publication in order to improve design, performance or reliability. EXAR Corporation assumes no responsibility for the use of any circuits described herein, conveys no license ...

Related keywords