LMS12 LOGIC Devices Incorporated, LMS12 Datasheet

no-image

LMS12

Manufacturer Part Number
LMS12
Description
12-bit Cascadable Multiplier-Summer
Manufacturer
LOGIC Devices Incorporated
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
LMS12GC-40
Manufacturer:
a
Quantity:
10
Part Number:
LMS12GC40SA0D
Manufacturer:
LOGIC
Quantity:
7
Part Number:
LMS12GC40SA8D
Manufacturer:
LOGIC
Quantity:
11
Part Number:
LMS12GG-40
Manufacturer:
LOGIC
Quantity:
6
Part Number:
LMS12GM
Manufacturer:
IDT
Quantity:
1
Part Number:
LMS12JC
Manufacturer:
LOGIC
Quantity:
1 000
Part Number:
LMS12JC
Manufacturer:
LOGIC
Quantity:
20 000
DEVICES INCORPORATED
FEATURES
LMS12 B
DEVICES INCORPORATED
12 x 12-bit Multiplier with
Pipelined 26-bit Output Summer
Summer has 26-bit Input Port Fully
Independent from Multiplier
Inputs
Cascadable to Form Video Rate FIR
Filter with 3-bit Headroom
A, B, and C Input Registers Sepa-
rately Enabled for Maximum
Flexibility
28 MHz Data Rate for FIR Filtering
Applications
High Speed, Low Power CMOS
Technology
84-pin PLCC, J-Lead
C
ENC
ENA
CLK
25-0
26
LOCK
A REGISTER
D
IAGRAM
A
11-0
EXTENDED
26
12
PRODUCT REGISTER
SIGN
2
24
24
B REGISTER
The LMS12 is a high-speed 12 x 12-bit
combinatorial multiplier integrated
with a 26-bit adder in a single 84-pin
package. It is an ideal building block
for the implementation of very high-
speed FIR filters for video, RADAR,
and other similar applications. The
LMS12 implements the general form
(A
in implementing polynomial approxi-
mations to transcendental functions.
ARCHITECTURE
A block diagram of the LMS12 is
shown below. Its major features are
discussed individually in the follow-
ing paragraphs.
MULTIPLIER
The A
LMS12 are captured at the rising edge
of the clock in the 12-bit A and B input
registers, respectively. These registers
are independently enabled by the
DESCRIPTION
B
11-0
B) + C. As a result, it is also useful
12
12-bit Cascadable Multiplier-Summer
11-0
and B
26
11-0
1
inputs to the
26
12-bit Cascadable Multiplier-Summer
S
OE
25-0
ENB
FTS
ENA and ENB inputs. The registered
input data are then applied to a
12 x 12-bit multiplier array, which
produces a 24-bit result. Both the
inputs and outputs of the multiplier
are in two’s complement format. The
multiplication result forms the input
to the 24-bit product register.
SUMMER
The C
26-bit two’s complement number
which is captured in the C register at
the rising edge of the clock. The C
register is enabled by assertion of the
ENC input. The summer is a 26-bit
adder which operates on the C
register data and the sign extended
contents of the product register to
produce a 26-bit sum. This sum is
applied to the 26-bit S register.
OUTPUT
The FTS input is the feedthrough
control for the S register. When FTS is
asserted, the summer result is applied
directly to the S output port. When
FTS is deasserted, data from the S
register is output on the S port,
effecting a one-cycle delay of the
summer result. The S output port can
be forced to a high-impedance state by
driving the OE control line high. FTS
would be asserted for conventional
FIR filter applications, however the
insertion of zero-coefficient filter taps
may be accomplished by negating
FTS. Negating FTS also allows
application of the same filter transfer
function to two interleaved datas-
treams with successive input and
output sample points occurring on
alternate clock cycles.
25-0
Multiplier-Summers
inputs to the LMS12 form a
LMS12
08/16/2000–LDS.S12-J
LMS12

Related parts for LMS12

LMS12 Summary of contents

Page 1

... ENC 12-bit Cascadable Multiplier-Summer 12-bit Cascadable Multiplier-Summer DESCRIPTION The LMS12 is a high-speed 12 x 12-bit combinatorial multiplier integrated with a 26-bit adder in a single 84-pin package ideal building block for the implementation of very high- speed FIR filters for video, RADAR, and other similar applications. The ...

Page 2

... The operation of the 5-tap FIR filter implementation of Figure 1 is depicted in Table 1. The filter weights h are assumed to be latched in the B input registers of the LMS12 units. The x(n) data is applied in parallel to the A input registers of all devices. For descriptive purposes in the table, the A register contents and sum ...

Page 3

... Multiplier-Summers 08/16/2000–LDS.S12-J LMS12 9 X n n n n ...

Page 4

... Test Condition V = Min –2 Min 4 (Note 3) Ground V V (Note 12 Ground V V (Note 12) OUT CC (Notes 5, 6) (Note 7) 4 LMS12 Voltage Supply Min Typ Max Unit 2.4 V 0 0.0 0 µA 20 µ ...

Page 5

... PW t DIS HIGH IMPEDANCE 5 LMS12– Max Min Max Min Max ENA Multiplier-Summers 08/16/2000–LDS.S12-J LMS12 35 Min Max ...

Page 6

... ENA HIGH IMPEDANCE 6 LMS12 LMS12– ...

Page 7

... HRESHOLD t CC ENA OE 1 Measured V with I = –10mA and Measured V with I = –10mA and Multiplier-Summers 08/16/2000–LDS.S12-J LMS12 test, DIS C IRCUIT EVELS t DIS 3.5V Vth 0 0 Vth = 10mA OL = 10mA OL ...

Page 8

... LMS12JC35 GND Multiplier-Summers 08/16/2000–LDS.S12-J LMS12 ...

Page 9

... CREENING OMPLIANT ENC C C GND Multiplier-Summers 08/16/2000–LDS.S12-J LMS12 ...

Related keywords