PEB3086 Infineon Technologies, PEB3086 Datasheet - Page 151

no-image

PEB3086

Manufacturer Part Number
PEB3086
Description
ISDN Subscriber Access Controller
Manufacturer
Infineon Technologies
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
PEB3086F
Manufacturer:
INFINEON
Quantity:
85
Part Number:
PEB3086F
Manufacturer:
HARRIS
Quantity:
104
Company:
Part Number:
PEB3086F SLLHP
Quantity:
600
Part Number:
PEB3086F1.4
Quantity:
160
Part Number:
PEB3086FV1.4
Manufacturer:
INFINEON
Quantity:
183
Part Number:
PEB3086FV1.4
Manufacturer:
INFINEON/英飞凌
Quantity:
20 000
Company:
Part Number:
PEB3086FV1.4
Quantity:
1 600
Part Number:
PEB3086FV14
Manufacturer:
RENESAS
Quantity:
2 720
Part Number:
PEB3086H
Manufacturer:
INFINEON
Quantity:
9
Part Number:
PEB3086H-V1-4
Manufacturer:
INF
Quantity:
1 000
Part Number:
PEB3086H-V1-4
Manufacturer:
INFINEON/英飞凌
Quantity:
20 000
Part Number:
PEB3086HV1.4
Manufacturer:
INFINEON/英飞凌
Quantity:
20 000
Part Number:
PEB3086HV1.4
0
3.8.4.2
The transmission of transparent frames (XTF command) is shown in
For transparent frames, the whole frame including address and control field must be
written to the XFIFOx. The host configures whether the CRC is generated and appended
to the frame (default) or not (selected in EXMx.XCRC).
Further, the host selects the interframe time fill signal which is transmitted between
HDCL frames (EXMx.ITF). One option is to send continuous flags (’01111110’), however
if D-channel access handling (collision resolution on the S bus) is required, the signal
must be set to idle (continuous ’1’s are transmitted). Reprogramming of ITF takes effect
only after the transmission of the current frame has been completed or after an XRES
command.
Figure 78
3.8.5
By setting the enable HDLC data bits (EN_D, EN_B1H, EN_B2H) in the DCI_CR register
(D-channel) and in the BCH_CR register (B-channel) the HDLC controller can access
the D, B1 and B2 channels or any combination of them. In all modes (except extended
transparent mode) transmission always works frame aligned, i.e. it starts with the first
selected channel, whereas reception searches for a flag anywhere in the serial data
stream.
3.8.6
This non-HDLC mode is selected by setting MODE2...0 to ’100’. In extended transparent
mode fully transparent data transmission/reception without HDLC framing is performed
i.e. without FLAG generation/recognition, CRC generation/check, bitstuffing mechanism.
This allows user specific protocol variations.
Data Sheet
Transmit Transparent Frame
*
1)
Transmit Frame Structure
Access to IOM-2 Channels
Extended Transparent Mode
The CRC is generated by default.
If EXMR.XCRC is set no CRC is appended
Transmit Data Flow
(XTF)
FLAG
ADDRESS
ADDR
151
XFIFO
CONTROL
CTRL
Description of Functional Blocks
I
DATA
CHECKRAM
CRC
*
1)
Figure
fifoflow_tran.vsd
FLAG
PEB 3086
78.
2003-01-30
ISAC-SX

Related parts for PEB3086