W25P243A-4A Winbond, W25P243A-4A Datasheet - Page 11

no-image

W25P243A-4A

Manufacturer Part Number
W25P243A-4A
Description
64K X 64 BURST PIPELINED HIGH-SPEED CMOS STATIC RAM
Manufacturer
Winbond
Datasheet
Timing Waveforms, continued
Write Cycle Timing
Data-Out
BW[8:1]
Data-In
A[15:0]
ADSC
ADSP
BWE
ADV
CLK
CE1
CE2
CE3
GW
OE
T
High-Z
High-Z
ADSS
T
T
T
Single Write
CES
CES
CES
T
AS
WR1
T
T
T
T
T
T
AH
ADVS
DON'T CARE
UNDEFINED
CEH
CEH
CEH
ADCS
T
T
T
T
ADSH
WS
WS
WS
T
DS
WR1
1a
ADV must be inactive for ADSP write
T
CE2 / CE3 only sampled with ADSP or ADSC
DH
T
T
T
T
T
ADCH
ADVH
WH
WH
WH
WR2
T
KH
T
T
CYC
KL
WR2
GWE allows processor address (and BE=BW)
BW[4:1] are applied only to first cycle of WR2
2a
Burst Write
to be pipelined during a writeback
- 11 -
2b
ADSP is blocked by CE1 inactive
CE1 masks ADSP
2c
2d
Write
Publication Release Date: August 1999
ADSC initiated write
WR3
WR3
3a
Unselected with CE2
Unselected
W25P243A
Revision A3

Related parts for W25P243A-4A