ST72T311 ST Microelectronics, ST72T311 Datasheet - Page 66

• Manufacturer Part Number: ST72T311
• Description: 8-BIT MCU WITH 8 TO 16K OTP/EPROM
• Manufacturer: ST Microelectronics

ST72E311 ST72T311
SERIAL PERIPHERAL INTERFACE (Cont’d)
4.5.4 Functional Description
Figure 37 shows the serial peripheral interface
(SPI) block diagram.
This interface contains 3 dedicated registers:
Refer to the CR, SR and DR registers in Section
4.5.7for the bit definitions.
4.5.4.1 Master Configuration
In a master configuration, the serial clock is gener-
ated on the SCK pin.
Procedure
66/100
– A Control Register (CR)
– A Status Register (SR)
– A Data Register (DR)
– Select the SPR0 & SPR1 bits to define the se-
– Select the CPOL and CPHA bits to define one
– The SS pin must be connected to a high level
– The MSTR and SPE bits must be set (they re-
rial clock baud rate (see CR register).
of the four relationships between the data
transfer and the serial clock (see Figure 40).
signal during the complete byte transmit se-
quence.
main set only if the SS pin is connected to a
high level signal).
66
In this configuration the MOSI pin is a data output
and to the MISO pin is a data input.
Transmit sequence
The transmit sequence begins when a byte is writ-
ten the DR register.
The data byte is parallel loaded into the 8-bit shift
register (from the internal bus) during a write cycle
and then shifted out serially to the MOSI pin most
significant bit first.
When data transfer is complete:
During the last clock cycle the SPIF bit is set, a
copy of the data byte received in the shift register
is moved to a buffer. When the DR register is read,
the SPI peripheral returns this buffered value.
Clearing the SPIF bit is performed by the following
software sequence:
1. An access to the SR register while the SPIF bit
2. A write or a read of the DR register.
Note: While the SPIF bit is set, all writes to the DR
– The SPIF bit is set by hardware
– An interrupt is generated if the SPIE bit is set
is set
and the I bit in the CCR register is cleared.