ISPLSI2128VE Lattice Semiconductor, ISPLSI2128VE Datasheet - Page 8
![no-image](/images/manufacturer_photos/0/3/381/lattice_semiconductor_sml.jpg)
ISPLSI2128VE
Manufacturer Part Number
ISPLSI2128VE
Description
3.3V In-System Programmable SuperFAST High Density PLD
Manufacturer
Lattice Semiconductor
Datasheet
1.ISPLSI2128VE.pdf
(19 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
ISPLSI2128VE
Manufacturer:
Lattice
Quantity:
958
Company:
Part Number:
ISPLSI2128VE
Manufacturer:
INFINEON
Quantity:
3
Company:
Part Number:
ISPLSI2128VE-100LB100
Manufacturer:
LATTICE
Quantity:
132
Part Number:
ISPLSI2128VE-100LB208
Manufacturer:
LATTICE
Quantity:
20 000
Part Number:
ISPLSI2128VE-100LM
Manufacturer:
LATTICE
Quantity:
20 000
Company:
Part Number:
ISPLSI2128VE-100LQ160
Manufacturer:
Lattice
Quantity:
42
Part Number:
ISPLSI2128VE-100LT
Manufacturer:
LATTICE/莱迪斯
Quantity:
20 000
Company:
Part Number:
ISPLSI2128VE-100LT100
Manufacturer:
LATTICE
Quantity:
16
Company:
Part Number:
ISPLSI2128VE-100LT100
Manufacturer:
LATTICE
Quantity:
1 000
Company:
Part Number:
ISPLSI2128VE-100LT100
Manufacturer:
LATTICE
Quantity:
1 000
Company:
Part Number:
ISPLSI2128VE-100LT100
Manufacturer:
LATTICE
Quantity:
1 000
Company:
Part Number:
ISPLSI2128VE-100LT100
Manufacturer:
LATTICE
Quantity:
4 000
Part Number:
ISPLSI2128VE-100LT100
Manufacturer:
LATTICE
Quantity:
20 000
Part Number:
ISPLSI2128VE-100LT176
Manufacturer:
LATTICE
Quantity:
20 000
1. Internal Timing Parameters are not tested and are for reference only.
2. Refer to Timing Model in this data sheet for further details.
3. The XOR adjacent path can only be used by hard macros.
Internal Timing Parameters
PARAMETER
Inputs
t
t
GRP
t
GLB
t
t
t
t
t
t
t
t
t
t
t
t
t
ORP
t
t
Outputs
t
t
t
t
t
Clocks
t
t
Global Reset
t
io
din
grp
4ptbpc
4ptbpr
1ptxor
20ptxor
xoradj
gbp
gsu
gh
gco
gro
ptre
ptoe
ptck
orp
orpbp
ob
sl
oen
odis
goe
gy0
gy1/2
gr
20 Input Buffer Delay
21 Dedicated Input Delay
22 GRP Delay
23 4 Product Term Bypass Path Delay (Combinatorial)
24 4 Product Term Bypass Path Delay (Registered)
25 1 Product Term/XOR Path Delay
26 20 Product Term/XOR Path Delay
27 XOR Adjacent Path Delay
28 GLB Register Bypass Delay
29 GLB Register Setup Time before Clock
30 GLB Register Hold Time after Clock
31 GLB Register Clock to Output Delay
32 GLB Register Reset to Output Delay
33 GLB Product Term Reset to Register Delay
34 GLB Product Term Output Enable to I/O Cell Delay
35 GLB Product Term Clock Delay
36 ORP Delay
37 ORP Bypass Delay
38 Output Buffer Delay
39 Output Slew Limited Delay Adder
40 I/O Cell OE to Output Enabled
41 I/O Cell OE to Output Disabled
42 Global Output Enable
43 Clock Delay, Y0 to Global GLB Clock Line (Ref. clock)
44 Clock Delay, Y1 or Y2 to Global GLB Clock Line
45 Global Reset to GLB
#
2
Over Recommended Operating Conditions
1
DESCRIPTION
3
8
Specifications ispLSI 2128VE
MIN.
1.2
3.8
1.6
1.6
1.8
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
-135
MAX.
0.5
1.7
1.2
3.7
3.7
4.7
4.7
4.7
0.5
0.3
1.1
6.1
6.9
4.6
1.5
0.5
1.6
2.0
3.4
3.4
3.6
1.6
1.8
5.8
—
—
MIN.
1.7
4.8
2.6
2.4
2.6
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
-100
Table 2-0036B/2128VE
MAX.
0.7
2.5
1.8
5.2
4.7
6.2
6.2
6.2
1.0
0.3
3.1
7.1
9.1
5.6
1.7
0.7
1.6
2.0
3.4
3.4
5.6
2.4
2.6
7.1
—
—
v.1.0
UNITS
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns