M28F101 STMicroelectronics, M28F101 Datasheet - Page 8

no-image

M28F101

Manufacturer Part Number
M28F101
Description
1 Mb 128K x 8/ Chip Erase FLASH MEMORY
Manufacturer
STMicroelectronics
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
M28F101
Manufacturer:
ST
0
Part Number:
M28F101-100K1
Manufacturer:
ST
Quantity:
23
Part Number:
M28F101-100K1
Manufacturer:
ST
0
Part Number:
M28F101-100K6
Manufacturer:
ST
0
Part Number:
M28F101-100KI
Manufacturer:
ST
0
Part Number:
M28F101-100N1
Manufacturer:
ST
0
Part Number:
M28F101-120K1
Manufacturer:
ST
Quantity:
5 120
Part Number:
M28F101-120K1
Manufacturer:
ST
Quantity:
20 000
Part Number:
M28F101-120K3
Manufacturer:
NEC
Quantity:
255
Part Number:
M28F101-120K6
Manufacturer:
ST
Quantity:
20 000
Part Number:
M28F101-120KI
Manufacturer:
ST
Quantity:
5
Part Number:
M28F101-120N1
Manufacturer:
ST
Quantity:
2 000
M28F101
Table 9B. Read Only Mode AC Characteristics
((T
Note: 1. Sampled only, not 100% tested
Erase and Erase Verify Modes. The memory is
erased by first Programming all bytes to 00h, the
Erase command then erases them to FFh. The
Erase Verify command is then used to read the
memory byte-by-byte for a content of FFh. The
Erase Mode is set-up by writing 20h to the com-
mand register. The write cycle is then repeated to
start the erase operation. Erasure starts on the
rising edge of W during this second cycle. Erase is
followed by an Erase Verify which reads an ad-
dressed byte.
8/23
Symbol
t
t
t
t
GHQZ
ELQX
GLQX
EHQZ
A
t
t
t
t
t
t
WHGL
AVQV
ELQV
GLQV
AXQX
AVAV
= 0 to 70 C, –40 to 85 C or –40 to 125 C; 0V
(1)
(1)
(1)
(1)
t
t
Alt
t
ACC
t
t
t
t
t
OLZ
RC
CE
OE
DF
OH
LZ
Write Enable High to
Output Enable Low
Read Cycle Time
Address Valid to
Output Valid
Chip Enable Low to
Output Transition
Chip Enable Low to
Output Valid
Output Enable Low to
Output Transition
Output Enable Low to
Output Valid
Chip Enable High to
Output Hi-Z
Output Enable High to
Output Hi-Z
Address Transition to
Output Transition
Parameter
Test Condition
E = V
E = V
E = V
G = V
G = V
G = V
E = V
E = V
E = V
IL
IL
IL
, G = V
, G = V
, G = V
IL
IL
IL
IL
IL
IL
IL
IL
IL
V
Erase Verify Mode is set-up by writing A0h to the
command register and at the same time supplying
the address of the byte to be verified. The rising
edge of W during the set-up of the first Erase Verify
Mode stops the Erase operation. The following
read cycle is made with an internally generated
margin voltage applied; reading FFh indicates that
all bits of the addressed byte are fully erased. The
whole contents of the memory are verified by re-
peating the Erase Verify Operation, first writing the
set-up code A0h with the address of the byte to be
verified and then reading the byte contents in a
second read cycle.
PP
V
Min
120
CC
Interface
6
0
0
0
0
0
EPROM
6.5V)
=5V 10% V
-120
Max
120
120
50
55
30
Min
150
CC
M28F101
Interface
6
0
0
0
0
0
EPROM
=5V 10% V
-150
Max
150
150
55
55
35
Min
200
CC
Interface
6
0
0
0
0
0
EPROM
=5V 10%
-200
Max
200
200
60
60
40
Unit
ns
ns
ns
ns
ns
ns
ns
ns
ns
s

Related parts for M28F101