AM29BDD160G AMD [Advanced Micro Devices], AM29BDD160G Datasheet - Page 79

• Manufacturer Part Number: AM29BDD160G
• Description: 16 Megabit (1 M x 16-bit/512 K x 32-Bit), CMOS 2.5 Volt-only Burst Mode, Dual Boot, Simultaneous Read/Write Flash Memory
• Manufacturer: AMD [Advanced Micro Devices]

Figure 17. Asynchronous Command Write
Timing
Added t
Figure 18. Synchronous Command Write/ Read
Timing
Added t
Hardware Reset (RESET#)
Corrected t
Figure 20. WP# Write Timing
Added t
Figure 23. Back-to-back Cycle Timings
Added t
Figure 24. Data# Polling Timings (During
Embedded Algorithms)
Added t
Figure 29. Alternate CE# Controlled Write
Operation Timings
Added t
Erase and Programming Performance
Changed the sector erase time typical to 1.0.
Revision B+5 (May 6, 2003)
Converted data sheet from Advanced Information to
Preliminary.
Ordering Information
Removed some OPNs and markings.
Automatic Sleep Mode (ASM) and Standby Mode
DQ7: Data# Polling, DQ6: Toggle Bit I and DQ2:
Toggle Bit II
Added reference to Figure 27.
Absolute Maximum Ratings
Added ACC reference.
CMOS Compatible
Corrected Max values for the I
Note #5.
Figure 27. Synchronous Data Polling Timings/
Toggle Bit Timing
Added Figure.
Simultaneous Read/Write Operations Overview
and Restrictions
Added Sections and table.
Table 7. Burst Initial Access Delay, Table 8.
Configuration Register Definitions, Table 23.
Test Specifications, Asynchronous Read
Operations, and Burst Mode Read
Removed the 65D, 80C, and 90A speed options from
tables.
Revision C (May 19, 2003)
No revisions made, re post on web.
WC
WC
WP
WPH.
WC
WP
.
.
and t
and t
and t
READY
WPH
WPH.
WPH.
max.
CC5, 7, and 8
Global
Added
Am29BDD160G
Revision C+1 (May 29, 2003)
Distinctive Characteristics
Changed the standby mode to 60 µA.
Product Selector Guide
Changed the standard voltage range to 2.5-2.75 V
Output Disable Mode
Replace paragraph.
Synchronous (Burst) Read Operation
Removed reference to “continuous sequential” from
section.
Figure 3. Initial Burst Delay Control
Renumbered waveform to read two, three, four.
Toggle Bit I
Added sentence to second paragraph of section.
CMOS Compatible
Removed reference to continuous burst from table.
Burst Mode Read
Changed the t
to 67 ns.
Reworded first paragraph.
Renumbered Supply Current axis, removed 2.3 V
graph, and changed other graph to 2.5 V.
Figure 27. Synchronous Data Polling Timing/
Toggle Bit Timings
Deleted line under the pulse in OE#.
Revision C+2 (June 26, 2003)
Product Selector Guide
Added Note.
Synchronous (Burst) Read Operation,
ADV#Control In Linear Mode, and IND/WAIT#
Operation in Linear Mode
Removed feature.
Table. 7 Valid Configuration Register Bit
Definition for IND/WAIT#
Removed features.
Table 20. Sector Protection Command
Definitions (x32 mode)
Changed the address for OW A5-A0 to 011X10.
Table 22. Sector Protection Command
Definitions (x16 mode)
Changed the PWA sector to A0:A-1
Figure 11. Typical I
Changed 2.5 to 2.7 and made T= 40°C
Trademarks
Burst Mode Read
Changed t
BACC
for 54D to 9 FBGA and 9.5 PQFP.
IACC
Max for the 65A speed option
CC1
vs. Frequency
77