AM29LV320MB SPANSION [SPANSION], AM29LV320MB Datasheet
AM29LV320MB
Available stocks
Related parts for AM29LV320MB
AM29LV320MB Summary of contents
Page 1
Am29LV320MT/B Data Sheet This product has been retired and is not available for designs. For new and current designs, S29GL032A supersedes Am29LV320MT/B and is the factory-recommended migration path. Please refer to the S29GL032A datasheet for specifications and ordering information. Availability ...
Page 2
THIS PAGE LEFT INTENTIONALLY BLANK. ...
Page 3
DATA SHEET Am29LV320MT/B 32 Megabit ( 16-Bit 8-Bit) MirrorBit™ 3.0 Volt-only Boot Sector Flash Memory This product has been retired and is not available for designs. For new and current designs, S29GL032A supersedes Am29LV320MT/B and is ...
Page 4
GENERAL DESCRIPTION The Am29LV320M/ Mbit, 3.0 volt single power supply flash memory device organized as 2,097,152 words or 4,194,304 bytes. The device has an 8-bit/16-bit bus and can be programmed either in the host system or in ...
Page 5
MIRRORBIT 32 MBIT DEVICE FAMILY Device Bus Sector Architecture LV033MU x8 Uniform (64 Kbyte) Boot ( Kbyte LV320MT/B x8/x16 at top & bottom) LV320MH/L x8/x16 Uniform (64 Kbyte) RELATED DOCUMENTS More information on MirrorBit technology and prod- ucts, ...
Page 6
... Table 3. Am29LV320MB Bottom Boot Sector Architecture .............15 Table 4. Autoselect Codes, (High Voltage Method) .......................17 Sector Group Protection and Unprotection ............................. 18 Table 5. Am29LV320MT Top Boot Sector Protection .....................18 Table 6. Am29LV320MB Bottom Boot Sector Protection ................18 Write Protect (WP#) ................................................................ 18 Temporary Sector Group Unprotect ....................................... 19 Figure 1. Temporary Sector Group Unprotect Operation................ 19 Figure 2 ...
Page 7
PRODUCT SELECTOR GUIDE Part Number V = 3.0–3 Speed Option V = 2.7–3 Max. Access Time (ns) Max. CE# Access Time (ns) Max. Page access time (t ) PACC Max. OE# Access Time (ns) Note: See ...
Page 8
CONNECTION DIAGRAMS A15 1 A14 2 A13 3 A12 4 A11 5 A10 A19 9 A20 10 WE# 11 RESET WP#/ACC 14 RY/BY# 15 A18 16 A17 ...
Page 9
CONNECTION DIAGRAMS A13 A12 WE# RESET RY/BY# WP#/ACC A17 Special Package Handling Instructions Special handling ...
Page 10
PIN DESCRIPTION A20– Address inputs DQ14–DQ0 = 15 Data inputs/outputs DQ15/A-1 = DQ15 (Data input/output, word mode), A-1 (LSB Address input, byte mode) CE# = Chip Enable input OE# = Output Enable input WE# = Write Enable input ...
Page 11
... TSOP Package (ns) Am29LV320MT90R, Am29LV320MB90R EC, EI Am29LV320MT95R, Am29LV320MB95R Am29LV320MT100R, 100 Am29LV320MB100R Am29LV320MT110R, 110 Am29LV320MB110R Am29LV320MT120R, 120 Am29LV320MB120R EI Am29LV320MT100, 100 Am29LV320MB100 Am29LV320MT110, 110 Am29LV320MB110 Am29LV320MT120, 120 Am29LV320MB120 26518C3 January 31, 2007 TEMPERATURE RANGE ° Commercial ( +70 ° Industrial (–40 ...
Page 12
... Bottom boot sector device, bottom two address sectors protected Valid Combinations for Speed V CC (ns) Range Order Number Am29LV320MT100 3.0– 95 3.6 V Am29LV320MB100 Am29LV320MT110 3.0– Am29LV320MB110 90 3.6 V Am29LV320MT120 Am29LV320MB120 3.0– 100 3.6 V Valid Combinations list configurations planned to be supported in vol- ume for this device. Consult the local AMD sales office to confirm 3.0– ...
Page 13
DEVICE BUS OPERATIONS This section describes the requirements and use of the device bus operations, which are initiated through the internal command register. The command register itself does not occupy any addressable memory loca- tion. The register is a latch ...
Page 14
The internal state machine is set for reading array data upon device power-up, or after a hardware reset. This ensures that no spurious alteration of the memory content occurs during the power transition. No com- mand is necessary in this ...
Page 15
If the device is deselected during erasure or program- ming, the device draws active current until the operation is completed. Refer to the DC Characteristics table for the standby current specification. Automatic Sleep Mode The automatic sleep mode minimizes Flash ...
Page 16
Table 2. Am29LV320MT Top Boot Sector Architecture (Continued) Sector Address Sector A20–A12 SA28 011000xxx SA29 011101xxx SA30 011110xxx SA31 011111xxx SA32 100000xxx SA33 100001xxx SA34 100010xxx SA35 101011xxx SA36 100100xxx SA37 100101xxx SA38 100110xxx SA39 100111xxx SA40 101000xxx SA41 101001xxx ...
Page 17
... Table 3. Am29LV320MB Bottom Boot Sector Architecture Sector Address Sector A20–A12 SA0 000000000 SA1 000000001 SA2 000000010 SA3 000000011 SA4 000000100 SA5 000000101 SA6 000000110 SA7 000000111 SA8 000001xxx SA9 000010xxx SA10 000011xxx SA11 000100xxx SA12 000101xxx SA13 000110xxx SA14 000111xxx ...
Page 18
... Table 3. Am29LV320MB Bottom Boot Sector Architecture (Continued) Sector Address Sector A20–A12 SA54 101111xxx SA55 110000xxx SA56 110001xxx SA57 110010xxx SA58 110011xxx SA59 100100xxx SA60 110101xxx SA61 110110xxx SA62 110111xxx SA63 111000xxx SA64 111001xxx SA65 111010xxx SA66 111011xxx SA67 111100xxx SA68 ...
Page 19
Autoselect Mode The autoselect mode provides manufacturer and de- vice identification, and sector protection verification, through identifier codes output on DQ7–DQ0. This mode is primarily intended for programming equip- ment to automatically match a device to be pro- grammed with ...
Page 20
... SA63 111111000h SA64 111111001h SA65 111111010h Sector SA66 SA67 SA68 SA69 SA70 Table 6. Am29LV320MB Bottom Boot on the RE- ID Sector SA0 Figure 2 shows SA1 SA2 SA3 SA4 SA5 SA6 SA7 SA8–SA10 SA11–SA14 Autoselect Mode SA15– ...
Page 21
If the system asserts V on the WP#/ACC pin, the de- IH vice reverts to whether the top or bottom two sectors were previously set to be protected or unprotected using the method described in Sector Group Protec- tion and ...
Page 22
START PLSCNT = 1 RESET Wait 1 μs Temporary Sector No First Write Group Unprotect Cycle = 60h? Mode Yes Set up sector group address Sector Group Protect: Write 60h to sector group address with A6–A0 = ...
Page 23
Secured Silicon Sector Flash Memory Region The Secured Silicon Sector feature provides a Flash memory region that enables permanent part identifica- tion through an Electronic Serial Number (ESN). The Secured Silicon Sector is 256 bytes in length, and uses a ...
Page 24
START If data = 00h, RESET# = SecSi Sector unprotected. If data = 01h, SecSi Sector is Wait 1 ms protected. Write 60h to any address Remove V from RESET# Write 40h to SecSi ...
Page 25
Addresses Addresses (x16) (x8) Data 10h 20h 0051h 11h 22h 0052h 12h 24h 0059h 13h 26h 0002h 14h 28h 0000h 15h 2Ah 0040h 16h 2Ch 0000h 17h 2Eh 0000h 18h 30h 0000h 19h 32h 0000h 1Ah 34h 0000h Addresses Addresses ...
Page 26
Addresses Addresses (x16) (x8) Data 27h 4Eh 0016h 28h 50h 0002h 29h 52h 0000h 2Ah 54h 0005h 2Bh 56h 0000h 2Ch 58h 0002h 2Dh 5Ah 007Fh 2Eh 5Ch 0000h 2Fh 5Eh 0020h 30h 60h 0000h 31h 62h 003Eh 32h 64h ...
Page 27
Table 11. Primary Vendor-Specific Extended Query Addresses Addresses (x16) (x8) Data 40h 80h 0050h 41h 82h 0052h 42h 84h 0049h 43h 86h 0031h 44h 88h 0033h 45h 8Ah 0008h 46h 8Ch 0002h 47h 8Eh 0001h 48h 90h 0001h 49h 92h ...
Page 28
After completing a pro- gramming operation ...
Page 29
Word/Byte Program Command Sequence Programming is a four-bus-cycle operation. The pro- gram command sequence is initiated by writing two unlock write cycles, followed by the program set-up command. The program address and data are written next, which in turn initiate ...
Page 30
Write Buffer Programming operation. The device then begins programming. Data polling should be used while monitoring the last address location loaded into the write buffer. DQ7, DQ6, DQ5, and DQ1 should be monitored to determine the device status during Write ...
Page 31
Write “Write to Buffer” command and Sector Address Write number of addresses to program minus 1(WC) and Sector Address Write first address/data Yes Abort Write to Buffer Operation? (Note 1) Write next address/data pair WC = ...
Page 32
Write Program Command Sequence Data Poll from System Embedded Program algorithm in progress Verify Data? No Increment Address Last Address? Programming Completed Note: See Tables 12 and 13 for program command sequence. Figure 5. Program Operation ...
Page 33
Program Operation or Write-to-Buffer Sequence in Progress Write Program Suspend Write address/data Command Sequence XXXh/B0h Command is also valid for Erase-suspended-program operations Wait 15 μs Autoselect operations are also allowed Read data as Data cannot be read from erase- or ...
Page 34
Once the sector erase operation has begun, only the Erase Suspend command is valid. All other com- mands are ignored. However, note that a hardware reset immediately terminates the erase operation. If that occurs, the sector erase command sequence should ...
Page 35
Command Definitions Table 12. Command Definitions (x16 Mode, BYTE Command Sequence (Notes) Addr Read (Note 5) 1 Reset (Note 6) 1 Manufacturer ID 4 Device ID (Note 8) 6 Secured Silicon Sector Factory 4 Protect (Note 9) Sector ...
Page 36
Table 13. Command Definitions (x8 Mode, BYTE Command Sequence (Notes) Addr Read (Note 5) 1 Reset (Note 6) 1 Manufacturer ID 4 Device ID (Note 8) 6 Secured Silicon Sector Factory 4 Protect (Note 9) Sector Group Protect ...
Page 37
WRITE OPERATION STATUS The device provides several bits to determine the status of a program or erase operation: DQ2, DQ3, DQ5, DQ6, and DQ7. Table 14 and the following subsections describe the function of these bits. DQ7 and DQ6 each ...
Page 38
RY/BY#: Ready/Busy# The RY/BY dedicated, open-drain output pin which indicates whether an Embedded Algorithm is in progress or complete. The RY/BY# status is valid after the rising edge of the final WE# pulse in the command sequence. Since ...
Page 39
START Read DQ7–DQ0 Read DQ7–DQ0 No Toggle Bit = Toggle? Yes No DQ5 = 1? Yes Read DQ7–DQ0 Twice Toggle Bit No = Toggle? Yes Program/Erase Operation Not Program/Erase Complete, Write Operation Complete Reset Command Note: The system should recheck ...
Page 40
In this case, the system must start at the beginning of the algorithm when it returns to de- termine the status of the operation (top of DQ5: Exceeded Timing Limits DQ5 indicates whether the program, erase, or ...
Page 41
ABSOLUTE MAXIMUM RATINGS Storage Temperature Plastic Packages . . . . . . . . . . . . . . . –65°C to +150°C Ambient Temperature with Power Applied ...
Page 42
DC CHARACTERISTICS CMOS Compatible Parameter Parameter Description Symbol (Notes) I Input Load Current ( A9, ACC Input Load Current LIT I Reset Leakage Current LR I Output Leakage Current LO V Active Read Current CC I CC1 (2, ...
Page 43
TEST CONDITIONS Device Under Test C 6.2 kΩ L Note: Diodes are IN3064 or equivalent Figure 12. Test Setup KEY TO SWITCHING WAVEFORMS WAVEFORM Don’t Care, Any Change Permitted 3.0 V Input 1.5 V 0.0 V 26518C3 January 31, 2007 ...
Page 44
AC CHARACTERISTICS Read-Only Operations Parameter JEDEC Std. Description t t Read Cycle Time (Note 1) AVAV Address to Output Delay AVQV ACC t t Chip Enable to Output Delay ELQV CE t Page Access Time PACC t ...
Page 45
AC CHARACTERISTICS A21-A2 A1-A0 Data Bus CE# OE# * Figure shows word mode. Addresses are A1–A-1 for byte mode. 26518C3 January 31, 2007 Same Page PACC PACC ...
Page 46
AC CHARACTERISTICS Hardware Reset (RESET#) Parameter JEDEC Std. RESET# Pin Low (During Embedded Algorithms) t Ready to Read Mode (See Note.) RESET# Pin Low (NOT During Embedded t Ready Algorithms) to Read Mode t RESET# Pulse Width RP t Reset ...
Page 47
AC CHARACTERISTICS Erase and Program Operations Parameter JEDEC Std. Description t t Write Cycle Time AVAV Address Setup Time AVWL AS Address Setup Time to OE# Low during Toggle t ASO Bit Polling t t Address Hold ...
Page 48
AC CHARACTERISTICS Program Command Sequence (last two cycles Addresses 555h CE# OE# WE Data RY/BY VCS Notes program address program data Illustration shows device in word ...
Page 49
AC CHARACTERISTICS Erase Command Sequence (last two cycles Addresses 2AAh CE Data 55h RY/BY# t VCS V CC Notes sector address (for Sector Erase Valid ...
Page 50
AC CHARACTERISTICS t RC Addresses POLL ACC OE# t OEH WE# DQ7 DQ0–DQ6 t BUSY RY/BY# Note Valid address. Illustration shows first status cycle after command sequence, last ...
Page 51
AC CHARACTERISTICS Addresses CE# t OEH WE# OE Valid Data DQ6/DQ2 RY/BY# Note Valid address; not required for DQ6. Illustration shows first two status cycle after command sequence, last status read cycle, and array data read ...
Page 52
AC CHARACTERISTICS Temporary Sector Unprotect Parameter JEDEC Std Description t V Rise and Fall Time VIDR ID RESET# Setup Time for Temporary Sector t RSP Unprotect Note: Not 100% tested RESET ...
Page 53
AC CHARACTERISTICS RESET# SA, A6, A1, A0 Sector Group Protect or Unprotect Data 60h 1 µs CE# WE# OE# * For sector group protect, A6–A0 = 0xx0010. For sector group unprotect, A6–A0 = 1xx0010. Figure 24. ...
Page 54
AC CHARACTERISTICS Alternate CE# Controlled Erase and Program Operations Parameter JEDEC Std. Description t t Write Cycle Time (Note 1) AVAV Address Setup Time AVWL Address Hold Time ELAX Data Setup ...
Page 55
AC CHARACTERISTICS 555 for program 2AA for erase Addresses WE# OE# CE Data t RH RESET# RY/BY# Notes: 1. Figure indicates last two bus cycles of a program or erase operation ...
Page 56
ERASE AND PROGRAMMING PERFORMANCE Parameter Sector Erase Time Chip Erase Time Single Word/Byte Program Time (Note 3) Accelerated Single Word/Byte Program Time Total Write Buffer Program Time (Note 4) Effective Write Buffer Program Time (Note 5) Total Accelerated Write Buffer ...
Page 57
TSOP PIN AND BGA PACKAGE CAPACITANCE Parameter Symbol Parameter Description C Input Capacitance IN C Output Capacitance OUT C Control Pin Capacitance IN2 Notes: 1. Sampled, not 100% tested. 2. Test conditions T = 25° 1.0 MHz. A ...
Page 58
PHYSICAL DIMENSIONS TS 048—48-Pin Standard Pinout Thin Small Outline Package (TSOP Am29LV320MT/B Dwg rev AA; 10/99 26518C3 January 31, 2007 ...
Page 59
PHYSICAL DIMENSIONS FBC048—48-Ball Fine-pitch Ball Grid Array (BGA Package 26518C3 January 31, 2007 FBC 048 Am29LV320MT/B Dwg rev AF; 10/99 57 ...
Page 60
PHYSICAL DIMENSIONS LAA064—64-Ball Fortified Ball Grid Array (BGA Package Am29LV320MT/B 26518C3 January 31, 2007 ...
Page 61
REVISION SUMMARY Revision A (June 21, 2002) Initial release. Revision A+1 (August 9, 2002) MirrorBit 64 Mb Device Family Added 64 Fortified BGA to LV640MU device. Alternate CE# Controlled Erase and Program Operations Added t parameter to table. RH Erase ...
Page 62
Product Selector Guide Added note 2. Ordering Information Corrected Valid Combinations table. Added Note. AC Characteristics Input values in the t 1 and t WHWH WHWH the Erase and Program Options table that were previ- ously TBD. Also, added note ...
Page 63
Colophon The products described in this document are designed, developed and manufactured as contemplated for general use, including without limita- tion, ordinary industrial use, general office use, personal use, and household use, but are not designed, developed and manufactured as ...