AM7968 AMD [Advanced Micro Devices], AM7968 Datasheet - Page 43

no-image

AM7968

Manufacturer Part Number
AM7968
Description
TAXIchip Integrated Circuits(Transparent Asynchronous Xmitter-Receiver Interface)
Manufacturer
AMD [Advanced Micro Devices]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
AM7968-125/DMC
Manufacturer:
AMD
Quantity:
20 000
Part Number:
AM7968-125/LKC
Manufacturer:
MOT
Quantity:
2
Part Number:
AM7968-125/LKC
Manufacturer:
AMD
Quantity:
8
Part Number:
AM7968-125DC
Manufacturer:
AMD
Quantity:
960
Part Number:
AM7968-125DC
Manufacturer:
AMD
Quantity:
960
Part Number:
AM7968-125DC
Manufacturer:
AMD
Quantity:
247
Part Number:
AM7968-125DC
Manufacturer:
AMD
Quantity:
2 199
Part Number:
AM7968-125DC
Manufacturer:
AMD
Quantity:
20 000
Part Number:
AM7968-125DI
Manufacturer:
AMD
Quantity:
1 275
Part Number:
AM7968-125DMB
Manufacturer:
AMD
Quantity:
2 130
Part Number:
AM7968-125JC
Manufacturer:
AMD
Quantity:
518
Part Number:
AM7968-125JC
Manufacturer:
AMD
Quantity:
2 186
Part Number:
AM7968-175JC
Manufacturer:
AMD
Quantity:
20 000
Part Number:
AM7968-175JCD
Manufacturer:
AMD
Quantity:
20 000
Part Number:
AM7968.69-125JC
Manufacturer:
AMD
Quantity:
20 000
15. Jitter on X1 input must be less than ± 0.2 ns to ensure that automatic test equipment can properly measure device
16. This specification is the sum of Data Dependent Jitter, Duty Cycle Distortion, and Random Jitter.
18. ACK delay is determined by t 13 when the input latch is empty or by t 15 when the latch is full (Busy mode). Also note that ACK
19. If t 47A (CNB
20. All timing references are made with respect to +1.5 V for TTL–level signals or to the 50% point between V
21. Device thresholds on the SERIN ( +/– ) pin(s) are verified during production test by ensuring that the input threshold is less
22. Switching Characteristics are tested during 8-bit local mode operation.
23. The limit for this parameter cannot be derived from t 37 and t 42 .
24. This specification does not apply during reacquisition when CLK stretch can occur.
*
switching characteristics. The X1 input frequency will determine the byte rate reference for the receiver byte clock.
will not rise if STRB does not remain HIGH until ACK rises.
ECL signals. ECL input rise and fall times must be 2 ns ± 0.2 ns between 20% and 80% points. TTL input rise and fall times
must be 2 ns between 1 V and 2 V.
than V IHS (min) and greater than V ILS (max). The figure below shows the acceptable range (shaded area) for the transition
voltage.
This parameter is guaranteed but is not included in production tests.
Notes listed correspond to the respective references made in the DC Characteristics and the Switching Characteristics
tables.
Ø
to CLK ≠ setup) is violated, then output data will occur one byte time later.
Am7968/Am7969
VCC
VCC = 0.88 V
VCC = 1.165 V
Input threshold
transition voltage
VCC = 1.475 V
VCC = 1.81 V
OH
and V
AMD
OL
for
39

Related parts for AM7968