AM85C30-10 AMD [Advanced Micro Devices], AM85C30-10 Datasheet - Page 39

no-image

AM85C30-10

Manufacturer Part Number
AM85C30-10
Description
Enhanced Serial Communications Controller
Manufacturer
AMD [Advanced Micro Devices]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
AM85C30-10/BQA
Manufacturer:
a
Quantity:
2
Part Number:
AM85C30-10/BQA
Quantity:
321
Part Number:
AM85C30-10JC
Manufacturer:
AMD
Quantity:
10
Part Number:
AM85C30-10JC
Quantity:
5 510
Part Number:
AM85C30-10JC
Manufacturer:
AMD
Quantity:
3 382
Part Number:
AM85C30-10JI
Manufacturer:
AMD
Quantity:
4
Part Number:
AM85C30-10JI
Quantity:
2 091
Part Number:
AM85C30-10JI
Quantity:
343
Part Number:
AM85C30-10JI
Manufacturer:
AMD
Quantity:
20 000
Part Number:
AM85C30-10PC
Manufacturer:
AMD
Quantity:
5 510
Part Number:
AM85C30-10PC
Quantity:
368
Part Number:
AM85C30-10PC
Manufacturer:
AMD
Quantity:
20 000
Notes:
1. RxC is RTxC or TRxC , whichever is supplying the receive clock.
2. TxC is TRxC or RTxC, whichever is supplying the transmit clock.
3. Both RTxC and SYNC have 30-pF capacitors to ground connected to them.
4. Parameter applies only if the data rate is one-fourth the PCLK rate. In all other cases, no phase relationship between
5. Parameter applies only to FM encoding/decoding.
6. Parameter applies only for transmitter and receiver; DPLL and baud rate generator timing requirements are identical to
7. The maximum receive or transmit data is 1/4 PCLK.
8. External PCLK to RxC or TxC synchronization requirement eliminated for PCLK divide-by-four operation.
9. ENHANCED FEATURE— RTxC used as input to internal DPLL only.
SWITCHING CHARACTERISTICS over COMMERCIAL operating range
General Timing (see Figure 19)
14a
14b
15a
15b
16a
16b
10
11
12
13
17
18
19
20
21
22
No.
RxC and PCLK or TxC and PCLK is required.
chip PCLK requirements.
TRxC and RTxC rise and fall times are identical to PCLK. Reference timing specs Tfpc and Trpc.
Tx and Rx input clock slow rates should be kept to a maximum of 30 ns. All parameters related to input CLK edges
should be referenced at the point at which the transition begins or ends, whichever is the worst case.
1
2
3
4
5
6
7
8
9
TdPC(REQ)
TdPC(W)
TsRXC(PC)
TsRXD(RXCr)
ThRXD(RXCr)
TsRXD(RXCf)
ThRXD(RXCf)
TsSY(RXC)
ThSY(RXC)
TsTXC(PC)
TdTXCf(TXD)
TdTXCr(TXD)
TdTXD(TRX)
TwRTXh
TwRTxh(E)
TwRTXI
TwRTXl(E)
TcRTX
TcRTx(E)
TcRTXX
TwTRXh
TwTRXI
TcTRX
TwEXT
TwSY
Parameter
Symbol
PCLK
PCLK
RxC
(Notes 1, 4 & 8)
RxD to RxC
(Xl Mode) (Note 1)
RxD to RxC
(Xl Mode) (Note 1)
RxD to RxC
(Xl Mode) (Notes 1, 5)
RxD to RxC
(Xl Mode) (Notes 1, 5)
SYNC to RxC
(Note 1)
SYNC to RxC
(Note 1)
TxC
(Notes 2, 4 & 8)
TxC
(Note 2)
TxC
(Notes 2, 5)
TxD to TRxC Delay
(Send Clock Echo)
RTxC High Width (Note 6)
RTxC High Width (Note 9)
RTxC Low Width (Note 6)
RTxC Low Width (Note 9)
RTxC Cycle Time (Notes 6, 7)
RTxC Cycle Time (Note 9)
Crystal Oscillator Period (Note 3)
TRxC High Width (Note 6)
TRxC Low Width (Note 6)
TRxC Cycle Time (Notes 6, 7)
DCD or CTS Pulse Width
SYNC Pulse Width
to PCLK
to TxD Delay (Xl Mode)
to TxD Delay (Xl Mode)
to PCLK
to W/REQ Valid Delay
to Wait Inactive Delay
Description
Parameter
Setup Time
Hold Time
Setup Time
Hold Time
Setup Time
Hold Time
Setup Time
Setup Time
Am85C30
5TcPC
–200
Min
150
150
150
150
488
125
125
150
150
488
200
200
NA
NA
50
50
8.192 MHz
0
0
1000
Max
250
350
200
200
200
NA
5TcPC
–150
Min
125
125
120
120
400
100
100
120
120
400
120
120
NA
NA
40
40
0
0
10 MHz
1000
250
Max
150
150
150
140
NA
5TcPc
31.25
–100
15.6
15.6
244
244
16.384 MHz
Min
NA
NA
50
50
80
80
62
80
80
70
70
0
0
1000
180
Max
NA
80
80
80
80
AMD
Unit
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
39

Related parts for AM85C30-10