M470L1624FT0-CA2 SAMSUNG [Samsung semiconductor], M470L1624FT0-CA2 Datasheet

no-image

M470L1624FT0-CA2

Manufacturer Part Number
M470L1624FT0-CA2
Description
DDR SDRAM SODIMM
Manufacturer
SAMSUNG [Samsung semiconductor]
Datasheet
DDR SDRAM
128MB, 256MB SODIMM
DDR SDRAM SODIMM
200pin Unbuffered SODIMM based on 256Mb F-die
64 / 72-bit (Non ECC / ECC)
Revision 1.2
March, 2004
Rev. 1.2 March 2004

Related parts for M470L1624FT0-CA2

M470L1624FT0-CA2 Summary of contents

Page 1

SODIMM DDR SDRAM SODIMM 200pin Unbuffered SODIMM based on 256Mb F-die 64 / 72-bit (Non ECC / ECC) Revision 1.2 March, 2004 DDR SDRAM Rev. 1.2 March 2004 ...

Page 2

SODIMM Revision History Revision 1.0 (June, 2003) - First release Revision 1.1 (August, 2003) - Corrected typo. Revision 1.2 (March, 2004) - Corrected package dimension. DDR SDRAM Rev. 1.2 March 2004 ...

Page 3

... SODIMM 200Pin Non ECC / ECC SODIMM based on 256Mb F-die(x16) Ordering Information Part Number M470L1624FT0-C(L)B3/A2/B0 M470L3224FT0-C(L)B3/A2/B0 M485L1624FT0-C(L)B3/A2/B0 Operating Frequencies Speed @CL2 Speed @CL2.5 CL-tRCD-tRP Feature • Power supply : Vdd: 2.5V ± 0.2V, Vddq: 2.5V ± 0.2V • Double-data-rate architecture; two data transfers per clock cycle • ...

Page 4

... Note These pins are not used in this module. 2. Pins 71, 72, 73, 74, 77, 78, 79, 80, 83, 84 are not used on x64 module, & used on x72 module. Pin 95,122 are NC for 1Row module (M470L1624FT0, M485L1624FT0) & used for 2Row module (M470L3224FT0). Pin Description Pin Name ...

Page 5

... SODIMM 128MB, 16M x 64 Non ECC Module (M470L1624FT0) FUNCTIONAL BLOCK DIAGRAM CS0 DQS0 DM0 DQ0 DQ1 DQ2 DQ3 DQ4 DQ5 DQ6 DQ7 DQS1 DM1 DQ8 DQ9 DQ10 DQ11 DQ12 DQ13 DQ14 DQ15 DQS2 DM2 DQ16 DQ17 DQ18 DQ19 DQ20 ...

Page 6

... I/0 9 I/0 10 I/0 11 I/0 12 I/0 13 I/0 14 Clock Wiring Clock SDRAMs Input CK0/CK0 4 SDRAMs CK1/CK1 4 SDRAMs CK2/CK2 SPD Serial PD SCL SA0 SA1 SA2 (Populated as 2 bank of x16 DDR SDRAM Module) LDQS CS LDM DQ0 I/0 0 DQ1 I/0 1 DQ2 I DQ3 I/0 3 DQ4 I/0 4 DQ5 I/0 5 DQ6 I/0 6 UDQS UDM DQ0 I/0 8 DQ1 ...

Page 7

... A0-A12: DDR SDRAMs RAS RAS: SDRAMs CAS CAS: SDRAMs CKE0 CKE: SDRAMs WE: SDRAMs DDSPD DDQ VREF V SS (Populated as 1 bank of x16 DDR SDRAM Module) DQS4 LDQS CS DM4 LDM DQ32 I/O 0 DQ33 I DQ34 I/O 2 DQ35 I/O 3 DQ36 I/O 4 I/O 5 ...

Page 8

SODIMM Absolute Maximum Ratings Parameter Voltage on any pin relative to Vss Voltage on V supply relative to Vss DD Voltage on V supply relative to Vss DDQ Storage temperature Power dissipation Short circuit current Note : Permanent ...

Page 9

... SODIMM M470L1624FT0 (16M x 64, 128MB Module) Symbol B3(DDR333@CL=2.5) IDD0 IDD1 IDD2P IDD2F IDD2Q IDD3P IDD3N IDD4R IDD4W IDD5 IDD6 Normal Low power IDD7A 1,400 * Module IDD was calculated on the basis of component IDD and can be differently measured according to DQ loading cap. ...

Page 10

... IDD3N 495 IDD4R 1,260 IDD4W 1,440 IDD5 1,530 IDD6 Normal Low power IDD7A 2,340 * Module IDD was calculated on the basis of component IDD and can be differently measured according to DQ loading cap. A2(DDR266@CL=2) 720 900 27 27 180 162 270 405 1,080 1,215 1,440 ...

Page 11

... VIH(AC) VIL(AC) VID(AC) VIX(AC) of the transmitting device and must track variations in the DC level of the same. DDQ V =0.5*V tt Output Z0=50Ω C =30pF LOAD Output Load Circuit (SSTL_2) M470L1624FT0 Symbol Min CIN1 CIN2 CIN3 CIN4 CIN5 Cout1 Cout2 DDR SDRAM Max Min VREF + 0.31 VREF - 0.31 ...

Page 12

SODIMM AC Timming Parameters & Specifications Parameter Row cycle time Refresh row cycle time Row active time RAS to CAS delay Row precharge time Row active to Row active delay Write recovery time Last data in to Read ...

Page 13

SODIMM Parameter Mode register set cycle time DQ & DM setup time to DQS DQ & DM hold time to DQS Control & Address input pulse width DQ & DM input pulse width Power down exit time Exit ...

Page 14

SODIMM Table 4 : Input/Output Setup & Hold Derating for Rise/Fall Delta Slew Rate Delta Slew Rate tDS +/- 0.0 V/ns 0 +/- 0.25 V/ns +50 +/- 0.5 V/ns +100 Table 5 : Output Slew Rate Characteristice (X4, ...

Page 15

SODIMM Component Notes 1. tHZ and tLZ transitions occur in the same access time windows as valid data transitions. these parameters are not referenced to a specific voltage level but specify when the device output in no longer ...

Page 16

SODIMM System Notes : a. Pullup slew rate is characteristized under the test conditions as shown in Figure 1. Output Figure 1 : Pullup slew rate test load b. Pulldown slew rate is measured under the test conditions ...

Page 17

SODIMM Command Truth Table COMMAND Register Extended MRS Register Mode Register Set Auto Refresh Refresh Self Refresh Bank Active & Row Addr. Read & Auto Precharge Disable Column Address Auto Precharge Enable Write & Auto Precharge Disable Column ...

Page 18

... SODIMM Physical Dimensions : 16M x64 (M470L1624FT0) ± 0.16 0.039 ± (4.00 0.10) 1 0.086 2.15 0.098 2.45 2 0.150 Max (3.80 Max) ± 0.04 0.0039 ± (1.00 0.10) Tolerances : ±.006(.15) unless otherwise specified The used device is 16Mx16 DDR SDRAM, TSOPII DDR SDRAM Part No. : K4H561638F-T*** 2.70 (67.60) 2.50 (63.60 0.456 1.896 11.40 (47.40) 0.17 (4.20) 0.096 (2.40) 0.07 (1.8) ...

Page 19

SODIMM Physical Dimensions : 32M x64 (M470L3224FT0) ± 0.16 0.039 ± (4.00 0.10) 1 0.086 2.15 0.098 2.45 2 0.150 Max (3.80 Max) ± 0.04 0.0039 ± (1.00 0.10) Tolerances : ±.006(.15) unless otherwise specified The used device ...

Page 20

SODIMM Physical Dimensions : 16M x72 (M485L1624FT0) ± 0.16 0.039 ± (4.00 0.10) 1 0.086 2.15 0.098 2.45 2 0.150 Max (3.80 Max) ± 0.04 0.0039 ± (1.00 0.10) Tolerances : ±.006(.15) unless otherwise specified The used device ...

Related keywords