GS882Z18AB GSI [GSI Technology], GS882Z18AB Datasheet
GS882Z18AB
Related parts for GS882Z18AB
GS882Z18AB Summary of contents
Page 1
... For read cycles, pipelined SRAM output data is temporarily stored by the edge-triggered output register during the access cycle and then released to the output drivers at the next rising edge of clock. ...
Page 2
GS882Z36A Pad Out—119-Bump BGA—Top View (Package Rev: 1.04 11/2004 Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com. ...
Page 3
GS882Z18A Pad Out—119-Bump BGA—Top View (Package Rev: 1.04 11/2004 Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com. ...
Page 4
Bump BGA—x18 Commom I/O—Top View (Package DDQ D NC DQB V DDQ E NC DQB V DDQ F NC DQB V DDQ G ...
Page 5
Bump BGA—x36 Common I/O—Top View (Package DQC NC V DDQ D DQC DQC V DDQ E DQC DQC V DDQ F DQC DQC V DDQ G ...
Page 6
GS882Z18/36A BGA Pin Description Symbol Type I — CKE ...
Page 7
... A B cycle with no Byte Write inputs active is a no-op cycle. The pipelined NBT SRAM provides double late write functionality, matching the write command versus data pipeline length (2 cycles) to the read command versus data pipeline length (2 cycles). At the first rising edge of clock, Enable, Write, Byte Write(s), and Address are registered. The Data In associated with that address is required at the third rising edge of clock ...
Page 8
... Dummy Read and Write abort can be considered NOPs because the SRAM performs no operation. A Write abort occurs when the W pin is sampled low but no Byte Write pins are active so no write operation is performed can be wired low to minimize the number of control signals provided to the SRAM. Output drivers will automatically turn off during write cycles. 4. ...
Page 9
Pipelined and Flow Through Read Write Control State Diagram New Read R R Burst Read B Key Input Command Code ƒ Transition Current State (n) Next State (n+1) n Clock (CK) Command Current State Current State and Next State Definition ...
Page 10
Intermediate B W High Z (Data In) Key Input Command Code ƒ Transition Current State (n) Intermediate State (N+1) Clock (CK) Command Current State and Next State Definition for Rev: 1.04 11/2004 Specifications cited are subject to change without notice. ...
Page 11
B W High Z (Data In) Key Input Command Code ƒ Transition Current State (n) Clock (CK) Command Current State and Next State Definition for: Rev: 1.04 11/2004 Specifications cited are subject to change without notice. For latest documentation see ...
Page 12
... SRAM to advance the internal address counter and use the counter generated address to read or write the SRAM. The starting address for the first cycle in a burst cycle series is loaded into the SRAM by driving the ADV pin low, into Load mode ...
Page 13
... During normal operation, ZZ must be pulled low, either by the user or by its internal pull down resistor. When ZZ is pulled high, the SRAM will enter a Power Sleep mode after 2 cycles. At this time, internal state of the SRAM is preserved. When ZZ returns to low, the SRAM operates normally after ZZ recovery time. ...
Page 14
Absolute Maximum Ratings (All voltages reference Symbol DDQ V I/O V Voltage on Other Input Pins IN I Input Current on Any Pin IN I Output Current on Any I/O Pin OUT P ...
Page 15
V Range Logic Levels DDQ3 Parameter V Input High Voltage DD V Input Low Voltage DD V I/O Input High Voltage DDQ V I/O Input Low Voltage DDQ Notes: 1. The part numbers of Industrial Temperature Range versions end the ...
Page 16
Undershoot Measurement and Timing 50% V – 2 50% tKC Capacitance 2 Parameter Input Capacitance Input/Output Capacitance Note: ...
Page 17
DC Electrical Characteristics Parameter Input Leakage Current (except mode pins) ZZ Input Current FT, ZQ Input Current Output Leakage Current Output High Voltage Output High Voltage Output Low Voltage Rev: 1.04 11/2004 Specifications cited are subject to change without notice. ...
Page 18
Rev: 1.04 11/2004 Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com. GS882Z18/36AB/D-250/225/200/166/150/133 18/35 © 2001, GSI Technology ...
Page 19
AC Electrical Characteristics Parameter Symbol Clock Cycle Time Clock to Output Valid Clock to Output Invalid Pipeline Clock to Output in Low-Z Setup time Hold time Clock Cycle Time Clock to Output Valid Clock to Output Invalid Flow Through Clock ...
Page 20
Write A Read CKE ADV Rev: 1.04 11/2004 Specifications cited are subject to change without notice. For latest documentation ...
Page 21
Write A Write CKE ADV A0– D(A) G *Note High(False ...
Page 22
JTAG Port Registers JTAG Pin Descriptions Pin Pin Name I/O Clocks all TAP events. All inputs are captured on the rising edge of TCK and all outputs propagate TCK Test Clock In from the falling edge of TCK. The TMS ...
Page 23
TDI TMS TCK Identification (ID) Register The ID Register is a 32-bit register that is loaded with a device and vendor specific 32-bit code when the controller is put in Capture-DR state with the IDCODE command loaded ...
Page 24
When the TAP controller is placed in Capture-IR state the two least significant bits of the instruction register are loaded with 01. When the controller is moved to the Shift-IR state the Instruction Register is placed between TDI and TDO. ...
Page 25
I/O ring contents into the Boundary Scan Register. Moving the controller to Shift-DR state then places the boundary scan register between the TDI and TDO pins. EXTEST EXTEST is an IEEE 1149.1 mandatory public instruction. It ...
Page 26
JTAG Port AC Test Conditions Parameter Input high level Input low level Input slew rate Input reference level Output reference level Notes: 1. Include scope and jig capacitance. 2. Test conditions as shown unless otherwise noted. JTAG TAP Instruction Set ...
Page 27
... TCK TDI TMS TDO Parallel SRAM input JTAG Port AC Electrical Characteristics Parameter Symbol TCK Cycle Time tTKC TCK Low to TDO Valid tTKQ TCK High Pulse Width tTKH TCK Low Pulse Width tTKL TDI & TMS Set Up Time tTS TDI & TMS Hold Time ...
Page 28
Package Dimensions—119-Bump FPBGA (Package B, Variation 2 A1 TOP VIEW SEATING PLANE C Rev: 1.04 11/2004 ...
Page 29
Package Dimensions—165-Bump FPBGA (Package D; Variation 1) A1 TOP SEATING C Rev: 1.04 11/2004 Specifications ...
Page 30
... GS882Z36AB-133 NBT Pipeline/Flow Through 512K x 18 GS882Z18AB-250I NBT Pipeline/Flow Through 512K x 18 GS882Z18AB-225I NBT Pipeline/Flow Through 512K x 18 GS882Z18AB-200I NBT Pipeline/Flow Through 512K x 18 GS882Z18AB-166I NBT Pipeline/Flow Through 512K x 18 GS882Z18AB-150I NBT Pipeline/Flow Through 512K x 18 GS882Z18AB-133I NBT Pipeline/Flow Through ...
Page 31
... Ordering Information—GSI NBT Synchronous SRAM 1 Org Part Number 256K x 36 GS882Z36AD-250 NBT Pipeline/Flow Through 256K x 36 GS882Z36AD-225 NBT Pipeline/Flow Through 256K x 36 GS882Z36AD-200 NBT Pipeline/Flow Through 256K x 36 GS882Z36AD-166 NBT Pipeline/Flow Through 256K x 36 GS882Z36AD-150 NBT Pipeline/Flow Through 256K x 36 ...
Page 32
... Sync SRAM Datasheet Revision History Types of Changes DS/DateRev. Code: Old; Format or Content New 882Z18A_r1 882Z18A_r1_01 882Z18A_r1_01; 882Z18A_r1_02 882Z18A_r1_02; 882Z18A_r1_03 882Z18A_r1_03; 882Z18A_r1_04 Rev: 1.04 11/2004 Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com. GS882Z18/36AB/D-250/225/200/166/150/133 Page;Revisions;Reason • Creation of new datasheet • ...
Page 33
Rev: 1.04 11/2004 Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com. GS882Z18/36AB/D-250/225/200/166/150/133 33/35 © 2001, GSI Technology ...
Page 34
Rev: 1.04 11/2004 Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com. GS882Z18/36AB/D-250/225/200/166/150/133 34/35 © 2001, GSI Technology ...
Page 35
Rev: 1.04 11/2004 Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com. GS882Z18/36AB/D-250/225/200/166/150/133 35/35 © 2001, GSI Technology ...