LC89057W-VF4A-E SANYO [Sanyo Semicon Device], LC89057W-VF4A-E Datasheet - Page 24

no-image

LC89057W-VF4A-E

Manufacturer Part Number
LC89057W-VF4A-E
Description
Digital Audio Interface Transceiver
Manufacturer
SANYO [Sanyo Semicon Device]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
LC89057W-VF4A-E
Manufacturer:
SANYO
Quantity:
1 000
Part Number:
LC89057W-VF4A-E
Manufacturer:
SANYO/三洋
Quantity:
20 000
10.3.3 Output data switching (SDIN, RDATA)
RDATA outputs demodulation data when the PLL is locked, and outputs SDIN input data when the PLL is unlocked.
When SDIN input data is selected, switch to a clock source synchronized to the SDIN data.
With the RDTSTA setting, the SDIN input data is output to RDATA regardless of the locked/unlocked status of the
With the RDTMUT setting, the RDATA output data can be also muted forcibly.
Even when the clock source is set to XIN with OCKSEL and RCKSEL, the PLL continues operating as long as the
This output is automatically switched according to the PLL locked/unlocked status. For details, see the timing charts
below.
PLL.
PLL is not stopped with PLLOPR. At this time, the PLL status is continuously output from RERR unless error output
is forcibly set with RESTA. Moreover, the processed information can be read with the microcontroller interface
regardless of the PLL status.
PLL status
PLL status
RDATA
RDATA
RERR
RERR
CKST
CKST
Figure 10.9 Timing Chart of RDATA Output Data Switching
Demodulation data
UNLOCK
SDIN data
LOCK
LC89057W-VF4A-E
(a): Lock-in stage
(b): Unlock stage
LOCK
Muted
UNLOCK
Muted
Demodulation data
SDIN data
No.7202-24/59

Related parts for LC89057W-VF4A-E