MX29LV065TC-12 MCNIX [Macronix International], MX29LV065TC-12 Datasheet - Page 14

no-image

MX29LV065TC-12

Manufacturer Part Number
MX29LV065TC-12
Description
64M-BIT [8M x 8] CMOS EQUAL SECTOR FLASH MEMORY
Manufacturer
MCNIX [Macronix International]
Datasheet
OUTPUT DISABLE
With the OE input at a logic high level (VIH), output from
the devices are disabled. This will cause the output pins
to be in a high impedance state.
RESET OPERATION
The RESET pin provides a hardware method of resetting
the device to reading array data. When the RESET pin is
driven low for at least a period of tRP, the device
immediately terminates any operation in progress,
tristates all output pins, and ignores all read/write
commands for the duration of the RESET pulse. The
device also resets the internal state machine to reading
array data. The operation that was interrupted should be
reinitiated once the device is ready to accept another
command sequence, to ensure data integrity
Current is reduced for the duration of the RESET pulse.
When RESET is held at VSS±0.3V, the device draws
CMOS standby current (ICC4). If RESET is held at VIL
but not within VSS±0.3V, the standby current will be
greater.
The RESET pin may be tied to system reset circuitry. A
system reset would that also reset the Flash memory,
enabling the system to read the boot-up firmware from
the Flash memory.
If RESET is asserted during a program or erase
operation, the RY/BY pin remains a "0" (busy) until the
internal reset operation is complete, which requires a time
of tREADY (during Embedded Algorithms). The system
can thus monitor RY/BY to determine whether the reset
operation is complete. If RESET is asserted when a
program or erase operation is completed within a time of
tREADY (not during Embedded Algorithms). The system
can read data tRH after the RESET pin returns to VIH.
Refer to the AC Characteristics tables for RESET
parameters and to Figure 14 for the timing diagram.
SECTOR GROUP PROTECT OPERATION
The MX29LV065 features hardware sector group protec-
tion. This feature will disable both program and erase
operations for these sector group protected. In this de-
vice, a sector group consists of four adjacent sectors
which are protected or unprotected at the same time. To
activate this mode, the programming equipment must
P/N:PM0893
14
force VID on address pin A9 and control pin OE, (sug-
gest VID = 12V) A6 = VIL and CE = VIL. (see Table 2)
Programming of the protection circuitry begins on the
falling edge of the WE pulse and is terminated on the
rising edge. Please refer to sector group protect algo-
rithm and waveform.
MX29LV065 also provides another method. Which requires
VID on the RESET only. This method can be implemented
either in-system or via programming equipment. This
method uses standard microprocessor bus cycle timing.
To verify programming of the protection circuitry, the pro-
gramming equipment must force VID on address pin A9
( with CE and OE at VIL and WE at VIH). When A1=1, it
will produce a logical "1" code at device output Q0 for a
protected sector. Otherwise the device will produce 00H
for the unprotected sector. In this mode, the addresses,
except for A1, are don't care. Address locations with A1
= VIL are reserved to read manufacturer and device codes.
(Read Silicon ID)
It is also possible to determine if the group is protected
in the system by writing a Read Silicon ID command.
Performing a read operation with A1=VIH, it will produce
a logical "1" at Q0 for the protected sector.
CHIP UNPROTECTED OPERATION
The MX29LV065 also features the chip unprotected
mode, so that all sectors are unprotected after chip
unprotected is completed to incorporate any changes in
the code. It is recommended to protect all sectors before
activating chip unprotected mode.
To activate this mode, the programming equipment must
force VID on control pin OE and address pin A9. The CE
pins must be set at VIL. Pins A6 must be set to VIH.
(see Table 2) Refer to chip unprotected algorithm and
waveform for the chip unprotected algorithm. The un-
protected mechanism begins on the falling edge of the
WE pulse and is terminated on the rising edge.
MX29LV065 also provides another method. Which requires
VID on the RESET only. This method can be implemented
either in-system or via programming equipment. This
method uses standard microprocessor bus cycle timing.
It is also possible to determine if the chip is unprotected
in the system by writing the Read Silicon ID command.
Performing a read operation with A1=VIH, it will produce
00H at data outputs(Q0-Q7) for an unprotected sector. It
MX29LV065
REV. 0.4, JUL. 22, 2003

Related parts for MX29LV065TC-12