EP2S15 ALTERA [Altera Corporation], EP2S15 Datasheet - Page 86

no-image

EP2S15

Manufacturer Part Number
EP2S15
Description
Stratix II Device Family
Manufacturer
ALTERA [Altera Corporation]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
EP2S15F484
Manufacturer:
ALTERA
0
Part Number:
EP2S15F484C3
Manufacturer:
Altera
Quantity:
10 000
Part Number:
EP2S15F484C3
Manufacturer:
ALTERA
0
Part Number:
EP2S15F484C3
Manufacturer:
ALTERA
Quantity:
60
Part Number:
EP2S15F484C3
Manufacturer:
ALTERA/阿尔特拉
Quantity:
20 000
Part Number:
EP2S15F484C3N
Manufacturer:
Altera
Quantity:
10 000
Part Number:
EP2S15F484C3N
Manufacturer:
ALTERA
0
Part Number:
EP2S15F484C3N
Manufacturer:
ALTERA/阿尔特拉
Quantity:
20 000
Part Number:
EP2S15F484C3N
0
Part Number:
EP2S15F484C4
Manufacturer:
ALTERA30
Quantity:
146
Part Number:
EP2S15F484C4
Manufacturer:
ALTERA/阿尔特拉
Quantity:
20 000
Part Number:
EP2S15F484C4N
Manufacturer:
ALTERA
Quantity:
325
Part Number:
EP2S15F484C4N
Manufacturer:
ALTERA/阿尔特拉
Quantity:
20 000
Part Number:
EP2S15F484C5
Manufacturer:
ALTERA
Quantity:
528
I/O Structure
Figure 2–52. Stratix II IOE in DDR Input I/O Configuration
Notes to
(1)
(2)
(3)
(4)
2–78
Stratix II Device Handbook, Volume 1
Column, Row,
Interconnect
or Local
All input signals to the IOE can be inverted at the IOE.
This signal connection is only allowed on dedicated DQ function pins.
This signal is for dedicated DQS function pins only.
The optional PCI clamp is only available on column I/O pins.
Figure
ioe_clk[7..0]
DQS Local
2–52:
Bus (2)
sclr/spreset
clkin
ce_in
aclr/apreset
Chip-Wide Reset
When using the IOE for DDR inputs, the two input registers clock double
rate input data on alternating edges. An input latch is also used in the IOE
for DDR input acquisition. The latch holds the data that is present during
the clock high times. This allows both bits of data to be synchronous with
the same clock edge (either rising or falling).
configured for DDR input.
diagram.
Input Register
Input Register
D
CLRN/PRN
ENA
CLRN/PRN
D
ENA
Input RegisterDelay
I
nput Pin to
Q
Q
Figure 2–53
Notes
(1), (2),
D
ENA
CLRN/PRN
To DQS Logic
Latch
Block (3)
shows the DDR input timing
Q
(3)
Figure 2–52
VCCIO
VCCIO
PCI Clamp (4)
Altera Corporation
shows an IOE
Bus-Hold
Termination
Circuit
On-Chip
Programmable
Pull-Up
Resistor
May 2007

Related parts for EP2S15