ispLSI 1016E-100LJN Lattice, ispLSI 1016E-100LJN Datasheet
ispLSI 1016E-100LJN
Specifications of ispLSI 1016E-100LJN
Related parts for ispLSI 1016E-100LJN
ispLSI 1016E-100LJN Summary of contents
Page 1
... N.E. Moore Ct. Hillsboro, Oregon 97124-6421 Product Status Discontinued Phone (503) 268-8000 Internet: http://www.latticesemi.com Reference PCN PCN#13-10 PCN#05A-10 FAX (503) 268-8347 ...
Page 2
... Optimized Global Routing Pool Provides Global Interconnectivity Copyright © 2002 Lattice Semiconductor Corp. All brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice. LATTICE SEMICONDUCTOR CORP., 5555 Northeast Moore Ct., Hillsboro, Oregon 97124, U.S.A. ...
Page 3
Functional Block Diagram Figure 1. ispLSI 1016 Functional Block Diagram Generic Logic Blocks (GLBs) I I I I I I/O 9 I/O ...
Page 4
Absolute Maximum Ratings Supply Voltage V .................................. -0.5 to +7.0V cc Input Voltage Applied ........................ -2 Off-State Output Voltage Applied ..... -2 Storage Temperature ................................ -65 to 150°C Case Temp. with Power Applied .............. -55 to ...
Page 5
... Typical values are and Maximum I varies widely with specific device configuration and operating frequency. Refer to the Power Consumption sec- CC tion of this datasheet and Thermal Management section of the Lattice Semiconductor Data Book or CD-ROM to estimate maximum Specifications ispLSI 1016 Figure 2. Test Load GND to 3.0V ≤ ...
Page 6
External Timing Parameters 5 2 TEST PARAMETER # DESCRIPTION COND. t pd1 A 1 Data Propagation Delay, 4PT bypass, ORP bypass Data Propagation Delay, Worst Case Path pd2 Clock Frequency with Internal Feedback max ...
Page 7
External Timing Parameters 5 2 TEST PARAMETER # DESCRIPTION COND Data Propagation Delay, 4PT bypass, ORP bypass pd1 Data Propagation Delay, Worst Case Path pd2 Clock Frequency with Internal Feedback max ...
Page 8
Internal Timing Parameters 2 PARAMETER DESCRIPTION # Inputs t iobp 20 I/O Register Bypass t iolat 21 I/O Latch Delay t I/O Register Setup Time before Clock iosu 22 t ioh 23 I/O Register Hold Time after Clock t ioco ...
Page 9
Internal Timing Parameters 2 PARAMETER DESCRIPTION # Outputs Output Buffer Delay t oen 48 I/O Cell OE to Output Enabled t odis I/O Cell OE to Output Disabled 49 Clocks t gy0 50 Clock Delay ...
Page 10
Internal Timing Parameters 2 PARAMETER DESCRIPTION # Inputs t iobp 20 I/O Register Bypass t iolat 21 I/O Latch Delay t iosu I/O Register Setup Time before Clock 22 t I/O Register Hold Time after Clock ioh 23 t ioco ...
Page 11
Internal Timing Parameters 2 PARAMETER DESCRIPTION # Outputs Output Buffer Delay t oen 48 I/O Cell OE to Output Enabled t odis I/O Cell OE to Output Disabled 49 Clocks t gy0 50 Clock Delay ...
Page 12
Timing Model I/O Cell Ded. In #26 I/O Reg Bypass I/O Pin #20 (Input) Input Register Q D RST #55 # 30, 31, 32 Reset Y1 Derivations of su, h and co ...
Page 13
Maximum GRP Delay vs GLB Loads Power Consumption Power consumption in the ispLSI 1016 device depends on two primary factors: the speed at which the device is operating, and the number of Product ...
Page 14
Pin Description PLCC NAME PIN NUMBERS PIN NUMBERS I I/O 3 15, 16, 17, 18 I/O 7 19, 20, 21, 22, 13, 14, 15, 16, 19, 20, 21, 22, I I/O 11 ...
Page 15
Pin Configuration ispLSI 1016 44-Pin PLCC Pinout Diagram I/O 28 I/O 29 I VCC ispEN 1 SDI/IN 0 I/O 0 I Pins have dual function capability. ispLSI 1016 44-Pin TQFP Pinout Diagram ...
Page 16
Pin Configuration ispLSI 1016 44-Pin JLCC Pinout Diagram I/O 28 I/O 29 I VCC ispEN 1 SDI/IN 0 I/O 0 I Pins have dual function capability. Specifications ispLSI 1016 ...
Page 17
... Family max (MHz) 60 ispLSI 60 f Family max (MHz) ispLSI 60 Note: Lattice Semiconductor recognizes the trend in military device procurement towards using SMD compliant devices, as such, ordering by this number is recommended. Specifications ispLSI 1016 — 1016 XXX X XXX X ispLSI COMMERCIAL t Ordering Number pd (ns) ...