SSTV16859GX Fairchild Semiconductor, SSTV16859GX Datasheet

no-image

SSTV16859GX

Manufacturer Part Number
SSTV16859GX
Description
IC REG 13BIT DUAL SSTL-2 96FBGA
Manufacturer
Fairchild Semiconductor
Series
74SSTVr
Datasheet

Specifications of SSTV16859GX

Logic Type
Register with SSTL-2 Compatible I/O and Reset
Supply Voltage
2.3 V ~ 2.7 V
Number Of Bits
13
Operating Temperature
0°C ~ 70°C
Mounting Type
Surface Mount
Package / Case
96-FBGA
Logic Family
SSTV
Logical Function
Registered Buffer
Number Of Elements
1
Number Of Inputs
13
Number Of Outputs
26
High Level Output Current
-20mA
Low Level Output Current
20mA
Package Type
FBGA
Propagation Delay Time
5ns
Operating Supply Voltage (typ)
2.5V
Operating Supply Voltage (max)
2.7V
Operating Supply Voltage (min)
2.3V
Output Type
Standard
Clock-edge Trigger Type
Posit/Negat-Edge
Polarity
Non-Inverting
Technology
CMOS
Frequency (max)
200(Min)MHz
Mounting
Surface Mount
Pin Count
96
Operating Temp Range
0C to 70C
Operating Temperature Classification
Commercial
Lead Free Status / RoHS Status
Lead free / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
SSTV16859GX
Manufacturer:
Fairchild Semiconductor
Quantity:
10 000
© 2005 Fairchild Semiconductor Corporation
SSTV16859G
(Note 1)(Note 2)
SSTV16859MTD
(Note 2)
SSTV16859
Dual Output 13-Bit Register with
SSTL-2 Compatible I/O and Reset
General Description
The SSTV16859 is a dual output 13-bit register designed
for use with 184 and 232 pin DDR-1 memory modules. The
device has a differential input clock, SSTL-2 compatible
data inputs and a LVCMOS compatible RESET input. The
device has been designed to meet the JEDEC DDR mod-
ule register specifications.
The device has been fabricated on an advanced sub-
micron CMOS process and is designed to operate at power
supplies of less than 3.6V’s.
Ordering Code:
Note 1: Ordering code “G” indicates Trays.
Note 2: Devices also available in Tape and Reel. Specify by appending the suffix letter “X” to the ordering code.
Order Number
Package Number
BGA96A
MTD64
96-Ball Fine-Pitch Ball Grid Array (FBGA), JEDEC MO-205, 5.5mm Wide
64-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide
DS500414
Features
Compliant with DDR-I registered module specifications
Operates at 2.5V
SSTL-2 compatible input structure
SSTL-2 compliant output structure
Differential SSTL-2 compatible clock inputs
Low power mode when device is reset
Industry standard 64 pin TSSOP package
Also packaged in plastic Fine-Pitch Ball Grid Array
(FBGA)
Package Description
0.2V V
DD
March 2001
Revised January 2005
www.fairchildsemi.com

Related parts for SSTV16859GX

SSTV16859GX Summary of contents

Page 1

... Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide (Note 2) Note 1: Ordering code “G” indicates Trays. Note 2: Devices also available in Tape and Reel. Specify by appending the suffix letter “X” to the ordering code. © 2005 Fairchild Semiconductor Corporation Features Compliant with DDR-I registered module specifications Operates at 2.5V ...

Page 2

Connection Diagrams Pin Assignment for TSSOP Pin Assignment for FBGA (Top Thru View) www.fairchildsemi.com Pin Descriptions Pin Name Description Q -Q SSTL-2 Compatible Register Outputs 1A 13A 13B D -D SSTL-2 Compatible Register Inputs 1 13 RESET ...

Page 3

Functional Description The SSTV16859 is a 13-bit dual register with SSTL-2 com- patible inputs and outputs. Input data is transferred to out- put data on the rising edge of the differential clock pair. When the RESET signal is asserted LOW ...

Page 4

Absolute Maximum Ratings Supply Voltage (V ) DDQ Supply Voltage ( Reference Voltage (V ) REF Input Voltage ( Output Voltage ( Outputs Active (Note 4) 0. Input ...

Page 5

DC Electrical Characteristics Symbol Parameter R Output HIGH On Resistance OH R Output LOW On Resistance Electrical Characteristics Symbol Parameter f Maximum Clock Frequency MAX t Pulse Duration, CK, ...

Page 6

AC Loading and Waveforms Note: C includes probe and jog capacitance L FIGURE 1. AC Test Circuit Note: I tested with clock and data inputs held and I 0 mA. O FIGURE 3. Voltage and Current ...

Page 7

Physical Dimensions inches (millimeters) unless otherwise noted 96-Ball Fine-Pitch Ball Grid Array (FBGA), JEDEC MO-205, 5.5mm Wide Package Number BGA96A 7 www.fairchildsemi.com ...

Page 8

Physical Dimensions inches (millimeters) unless otherwise noted (Continued) 64-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves ...

Related keywords