SSTV16859GX Fairchild Semiconductor, SSTV16859GX Datasheet - Page 2

• Manufacturer Part Number: SSTV16859GX
• Description: IC REG 13BIT DUAL SSTL-2 96FBGA
• Manufacturer: Fairchild Semiconductor
• Series: 74SSTVr

Specifications of SSTV16859GX

• Logic Type: Register with SSTL-2 Compatible I/O and Reset
• Supply Voltage: 2.3 V ~ 2.7 V
• Number Of Bits: 13
• Operating Temperature: 0°C ~ 70°C
• Mounting Type: Surface Mount
• Package / Case: 96-FBGA
• Logic Family: SSTV
• Logical Function: Registered Buffer
• Number Of Elements: 1
• Number Of Inputs: 13
• Number Of Outputs: 26
• High Level Output Current: -20mA
• Low Level Output Current: 20mA
• Package Type: FBGA
• Propagation Delay Time: 5ns
• Operating Supply Voltage (typ): 2.5V
• Operating Supply Voltage (max): 2.7V
• Operating Supply Voltage (min): 2.3V
• Output Type: Standard
• Clock-edge Trigger Type: Posit/Negat-Edge
• Polarity: Non-Inverting
• Technology: CMOS
• Frequency (max): 200(Min)MHz
• Mounting: Surface Mount
• Pin Count: 96
• Operating Temp Range: 0C to 70C
• Operating Temperature Classification: Commercial
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

www.fairchildsemi.com
Connection Diagrams
Pin Assignment for TSSOP
Pin Assignment for FBGA
(Top Thru View)
2
Pin Descriptions
FBGA Pin Assignments
Truth Table
L
H
X
Q
Q
Q
D
RESET
CK
CK
V
V
V
NC
n-1
Pin Name
RESET
REF
DDQ
DD
Logic LOW
LOW-to-HIGH Clock Transition
HIGH-to-LOW Clock Transition
1A
1B
1
Logic HIGH
Don’t Care but not floating unless noted
= Output Remains in Previously Clocked State
-D
G
M
A
B
C
D
E
F
H
K
L
N
P
R
T
J
-Q
-Q
H
H
H
H
L
13
13A
13B
Q
Q
Q
Q
Q
Q
Q
Q
Q
Q
Q
Q
Q
NC
NC
NC
12A
10A
12B
10B
1
8A
6A
4A
2A
1A
8B
6B
4B
2B
SSTL-2 Compatible Register Outputs
SSTL-2 Compatible Register Inputs
Asynchronous LVCMOS Reset Input
Positive Master Clock Input
Negative Master Clock Input
Voltage Reference Pin for SSTL level inputs
Power Supply Voltage for Output Signals
Power Supply Voltage for Inputs
Electrically Isolated No Connect
Floating
X or
D
H
X
X
L
n
Q
Q
Q
Q
Q
Q
Q
Q
Q
Q
Q
Q
Q
NC
NC
NC
2
13A
11A
13B
11B
9A
7A
5A
3A
9B
7B
5B
3B
1B
Floating
V
V
V
V
V
V
GND
GND
GND
GND
GND
GND
GND
NC
NC
NC
X or
DDQ
DDQ
DDQ
DDQ
DDQ
DDQ
CK
3
H
L
Description
V
V
V
GND
GND
GND
GND
GND
GND
V
V
V
V
NC
NC
NC
DDQ
DDQ
REF
4
DD
DD
DD
DD
Floating
X or
CK
H
L
D
D
NC
NC
NC
NC
NC
NC
NC
NC
NC
D
D
D
D
D
5
13
11
9
7
5
3
1
RESET
Q
Q
D
D
Q
NC
NC
NC
CK
CK
NC
NC
NC
NC
D
D
D
D
H
L
L
n-1
n-1
6
12
10
n
8
6
4
2