M24C64-DFMN6TP STMicroelectronics, M24C64-DFMN6TP Datasheet - Page 15
![no-image](/images/manufacturer_photos/0/6/637/stmicroelectronics_sml.jpg)
M24C64-DFMN6TP
Manufacturer Part Number
M24C64-DFMN6TP
Description
EEPROM 64 Kbit Serial I2C 1.7V to 5.5V EEPROM
Manufacturer
STMicroelectronics
Datasheet
1.M24C64-WBN6.pdf
(42 pages)
Specifications of M24C64-DFMN6TP
Product Category
EEPROM
Rohs
yes
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
M24C64-W M24C64-R M24C64-F M24C64-DF
5.1.1
Byte Write
After the device select code and the address bytes, the bus master sends one data byte. If
the addressed location is Write-protected, by Write Control (WC) being driven high, the
device replies with NoAck, and the location is not modified. If, instead, the addressed
location is not Write-protected, the device replies with Ack. The bus master terminates the
transfer by generating a Stop condition, as shown in
Figure 8.
WC
Byte Write
WC
Page Write
WC (cont'd)
Page Write (cont'd)
Write mode sequences with WC = 0 (data write enabled)
ACK
Dev sel
Dev sel
Doc ID 16891 Rev 27
Data in N
R/W
R/W
ACK
ACK
ACK
Byte addr
Byte addr
ACK
ACK
Figure
Byte addr
Byte addr
8.
ACK
ACK
Data in 1
Data in
ACK
ACK
Instructions
AI01106d
Data in 2
15/42