KSZ8851-16MLLU TR Micrel, KSZ8851-16MLLU TR Datasheet - Page 62

no-image

KSZ8851-16MLLU TR

Manufacturer Part Number
KSZ8851-16MLLU TR
Description
Ethernet ICs Single-Port Ethernet Controller (Automotive Grade)
Manufacturer
Micrel
Datasheet

Specifications of KSZ8851-16MLLU TR

Rohs
yes
Product
Ethernet Controllers
Package / Case
LQFP-48
Mounting Style
SMD/SMT
Chip Global Control Register (0xC6 – 0xC7): CGCR
This register contains the global control for the chip function.
Indirect Access Control Register (0xC8 – 0xC9): IACR
This register contains the indirect control for the MIB counter (Write IACR triggers a command. Read access is
determined by bit 12).
0xCA – 0xCF: Reserved
Indirect Access Data Low Register (0xD0 – 0xD1): IADLR
This register contains the indirect data (low word) for MIB counter.
Indirect Access Data High Register (0xD2 – 0xD3): IADHR
This register contains the indirect data (high word) for MIB counter.
May 2012
Micrel, Inc.
Bit
15-12
11-10
9
8
7-0
Bit
15-13
12
11-10
9-5
4-0
Bit
15-0
Bit
15-0
Default
Default
Default
Default
0x0000
0x0000
0x35
0x00
0x0
0x2
0x0
0x0
0x0
0x0
0x0
-
R/W
R/W
R/W
R/W
R/W
RW
RW
RW
RW
RW
RW
RW
RW
RW
RW
RW
Description
Reserved.
Reserved.
LEDSEL0
This bit sets the LEDSEL0 selection for P1LED1 and P1LED0. PHY port LED indicators,
defined as below:
Reserved.
Reserved.
Description
Reserved.
Read Enable.
1 = Read cycle is enabled (MIB counter will clear after read).
0 = No operation.
Table Select
00 = reserved.
01 = reserved.
10 = reserved.
11 = MIB counter selected.
Reserved.
Indirect Address
Bit 4-0 of indirect address for 32 MIB counter locations.
Description
Indirect Low Word Data
Bit 15-0 of indirect data.
Description
Indirect High Word Data
Bit 31-16 of indirect data.
P1LED1
P1LED0
LINK/ACT
100BT
62
0
LEDSEL0 (bit9)
LINK
ACT
1
KSZ8851-16MLL/MLLI
M9999-050112-2.1

Related parts for KSZ8851-16MLLU TR