AT25DL081-SSHN-B Adesto Technologies, AT25DL081-SSHN-B Datasheet - Page 4
![no-image](/images/no-image-200.jpg)
AT25DL081-SSHN-B
Manufacturer Part Number
AT25DL081-SSHN-B
Description
Flash 8M 1.65-1.95V 100Mhz Serial Flash
Manufacturer
Adesto Technologies
Datasheet
1.AT25DL081-MHN-T.pdf
(59 pages)
Specifications of AT25DL081-SSHN-B
Rohs
yes
Data Bus Width
8 bit
Memory Type
Flash
Memory Size
8 Mbit
Architecture
Flexible, Uniform Erase
Timing Type
Synchronous
Interface Type
SPI
Supply Voltage - Max
1.95 V
Supply Voltage - Min
1.65 V
Maximum Operating Current
20 mA
Operating Temperature
- 40 C to + 85 C
Mounting Style
SMD/SMT
Package / Case
SOIC-8
Table 2-1.
Figure 2-1. 8-lead SOIC
SO (SOI)
Symbol
HOLD
V
GND
CC
GND
WP
CS
Pin Descriptions (Continued)
1
2
3
4
(Top View)
Name and Function
Hold: The HOLD pin is used to temporarily pause serial communication without
deselecting or resetting the device. While the HOLD pin is asserted, transitions on
the SCK pin and data on the SI pin will be ignored and the SO pin will be in a
high-impedance state.
The CS pin must be asserted and the SCK pin must be in the low state in order for
a Hold condition to start. A Hold condition pauses serial communication only and
does not have an affect on internally self-timed operations, such as a program or
erase cycle.
The HOLD pin is internally pulled-high and may be left floating if the Hold function
will not be used. However, it is recommended that the HOLD pin also be
externally connected to the V
Device Power Supply: The V
device.
Operations at invalid V
be attempted.
Ground: The ground reference for the power supply. GND should be connected
to the system ground.
8
7
6
5
See “Hold” on page 46
V
HOLD
SCK
SI (SIO)
CC
CC
voltages may produce spurious results and should not
CC
CC
Figure 2-2. 8-pad UDFN
SO (SOI)
whenever possible.
pin is used to supply the source voltage to the
GND
for additional details on the Hold operation.
WP
CS
1
2
3
4
(Top View)
8
7
6
5
V
HOLD
SCK
SI (SIO)
CC
AT25DL081 [DATASHEET]
through back of Die
Figure 2-3. 8-ball dBGA
C
D
A
B
E
F
SI (SIO)
Top View
HOLD
VCC
SCK
Asserted
1 2
8732E–DFLASH–1/2013
State
Low
—
—
CS
SO (SOI)
WP
GND
Power
Power
Type
Input
4