74LVC1G125GW-Q100, NXP Semiconductors, 74LVC1G125GW-Q100, Datasheet - Page 2

no-image

74LVC1G125GW-Q100,

Manufacturer Part Number
74LVC1G125GW-Q100,
Description
Buffers & Line Drivers
Manufacturer
NXP Semiconductors
Datasheet

Specifications of 74LVC1G125GW-Q100,

Rohs
yes
Number Of Input Lines
1
Number Of Output Lines
1
Polarity
Non-Inverting
Supply Voltage - Max
5.5 V
Supply Voltage - Min
1.65 V
Maximum Operating Temperature
+ 125 C
Mounting Style
SMD/SMT
Package / Case
TSSOP-5
Logic Family
74LVC
Logic Type
CMOS
Maximum Power Dissipation
250 mW
Minimum Operating Temperature
- 40 C
Output Type
3-State
Propagation Delay Time
10.5 ns
Supply Current
100 mA
NXP Semiconductors
3. Ordering information
Table 1.
4. Marking
Table 2.
[1]
5. Functional diagram
6. Pinning information
74LVC1G125_Q100
Product data sheet
Type number
74LVC1G125GW-Q100
74LVC1G125GV-Q100
Type number
74LVC1G125GW-Q100
74LVC1G125GV-Q100
Fig 1.
Fig 4.
The pin 1 indicator is located on the lower left corner of the device, below the marking code.
2
1
Logic symbol
Pin configuration SOT353-1 and SOT753
Ordering information
Marking
OE
A
6.1 Pinning
mna118
Package
Temperature range Name
40 C to +125 C
40 C to +125 C
Y
4
All information provided in this document is subject to legal disclaimers.
Fig 2.
GND
TSSOP5
SC-74A
OE
A
2
1
IEC logic symbol
Rev. 1 — 9 July 2012
74LVC1G125-Q100
1
2
3
EN
Description
plastic thin shrink small outline package; 5 leads;
body width 1.25 mm
plastic surface-mounted package; 5 leads
aaa-003144
Marking code
VM
V25
mna119
5
4
4
V
Y
CC
[1]
74LVC1G125-Q100
Fig 3.
OE
A
Bus buffer/line driver; 3-state
Logic diagram
© NXP B.V. 2012. All rights reserved.
Version
SOT353-1
SOT753
mna120
2 of 14
Y

Related parts for 74LVC1G125GW-Q100,