74HC00D-Q100 NXP Semiconductors, 74HC00D-Q100 Datasheet - Page 3

no-image

74HC00D-Q100

Manufacturer Part Number
74HC00D-Q100
Description
Logic Gates 2-IN AND Gate 6V
Manufacturer
NXP Semiconductors
Datasheet

Specifications of 74HC00D-Q100

Product
AND
Logic Family
74HC
Number Of Gates
4
Number Of Lines (input / Output)
2 /
Propagation Delay Time
135 ns
Supply Voltage - Max
6 V
Supply Voltage - Min
2 V
Maximum Operating Temperature
+ 125 C
Mounting Style
SMD/SMT
Package / Case
SO-14
Maximum Power Dissipation
500 mW
Minimum Operating Temperature
- 40 C
Number Of Input Lines
2
Operating Temperature Range
- 40 C to + 125 C
Output Current
25 mA
Power Dissipation
500 mW
Part # Aliases
74HC00D-Q100,118
NXP Semiconductors
5. Pinning information
Table 2.
6. Functional description
Table 3.
[1]
74HC_HCT00_Q100
Product data sheet
Symbol
1A to 4A
1B to 4B
1Y to 4Y
GND
V
Input
nA
L
X
H
Fig 4.
CC
H = HIGH voltage level; L = LOW voltage level; X = don’t care.
Pin configuration SO14 and TSSOP14
GND
Pin description
Function table
1B
1Y
2B
2Y
1A
2A
1
2
3
4
5
6
7
5.1 Pinning
5.2 Pin description
Pin
1, 4, 9, 12
2, 5, 10, 13
3, 6, 8, 11
7
14
74HCT00-Q100
74HC00-Q100
[1]
aaa-003147
Description
data input
data input
data output
ground (0 V)
supply voltage
nB
X
L
H
All information provided in this document is subject to legal disclaimers.
14
13
12
10
11
9
8
4B
4A
4Y
3B
3A
3Y
V
CC
Rev. 1 — 12 July 2012
74HC00-Q100; 74HCT00-Q100
Fig 5.
(1) This is not a supply pin. The substrate is attached to this
pad using conductive die attach material. There is no
electrical or mechanical requirement to solder this pad.
However, if it is soldered, the solder land should remain
floating or be connected to GND.
Pin configuration DHVQFN14
index area
terminal 1
Output
nY
H
H
L
1B
1Y
2A
2B
2Y
Transparent top view
2
3
4
5
6
74HCT00-Q100
74HC00-Q100
GND
Quad 2-input NAND gate
(1)
aaa-003148
13
12
11
10
9
© NXP B.V. 2012. All rights reserved.
4B
4A
4Y
3B
3A
3 of 15

Related parts for 74HC00D-Q100