74AUP1G07GM-H NXP Semiconductors, 74AUP1G07GM-H Datasheet - Page 9
![no-image](/images/manufacturer_photos/0/4/487/nxp_semiconductors_sml.jpg)
74AUP1G07GM-H
Manufacturer Part Number
74AUP1G07GM-H
Description
Buffers & Line Drivers 1.8V SGL LP BUF OPEN-DRAIN OTPT
Manufacturer
NXP Semiconductors
Datasheet
1.74AUP1G07GS132.pdf
(19 pages)
Specifications of 74AUP1G07GM-H
Product Category
Buffers & Line Drivers
Rohs
yes
Number Of Input Lines
1
Number Of Output Lines
1
Polarity
Non-Inverting
Supply Voltage - Max
3.6 V
Supply Voltage - Min
0.8 V
Maximum Operating Temperature
+ 125 C
Mounting Style
SMD/SMT
Package / Case
XSON-6
Logic Family
AUP
Logic Type
CMOS
Low Level Output Current
4 mA
Minimum Operating Temperature
- 40 C
Number Of Channels Per Chip
1
Output Type
Open Drain
Propagation Delay Time
15.6 ns at 1.1 V to 1.3 V
Factory Pack Quantity
5000
Part # Aliases
74AUP1G07GM,132
NXP Semiconductors
12. Waveforms
Table 9.
Table 10.
[1]
74AUP1G07
Product data sheet
Supply voltage
V
0.8 V to 1.6 V
1.65 V to 2.7 V
3.0 V to 3.6 V
Supply voltage
V
0.8 V to 3.6 V
Fig 8.
Fig 9.
CC
CC
For measuring enable and disable times, R
M.
Measurement points are given in
Logic level: V
The data input (A) to output (Y) propagation delays
Test data is given in
Definitions for test circuit:
R
C
R
V
Load circuitry for switching times
L
L
T
EXT
Measurement points
Test data
= Load resistance.
= Load capacitance including jig and probe capacitance.
= Termination resistance should be equal to the output impedance Z
= External voltage for measuring switching times.
OL
is the typical output voltage level that occurs with the output load.
Load
C
5 pF, 10 pF, 15 pF and 30 pF
L
Y output
Table
A input
10.
Input
V
0.5 V
0.5 V
0.5 V
M
GND
V
V
Table
CC
OL
V
All information provided in this document is subject to legal disclaimers.
I
L
G
= 5 k, for measuring propagation delays, setup and hold times and pulse width, R
CC
CC
CC
9.
V I
V
M
Rev. 7 — 16 July 2012
t
PLZ
R T
R
5 k or 1 M
L
DUT
V
[1]
V
CC
X
Output
V
0.5 V
0.5 V
0.5 V
V O
M
C L
CC
CC
CC
o
001aac521
of the pulse generator.
Low-power buffer with open-drain output
V
t
open
V
PLH
EXT
EXT
t
PZL
5 kΩ
R L
, t
PHL
V
M
mna626
t
GND
PZH
V
V
V
V
74AUP1G07
X
OL
OL
OL
, t
PHZ
+ 0.1 V
+ 0.15 V
+ 0.3 V
© NXP B.V. 2012. All rights reserved.
t
2 V
PZL
, t
CC
PLZ
L
9 of 19
= 1