MT46H32M16LFBF-5:B TR Micron Technology Inc, MT46H32M16LFBF-5:B TR Datasheet - Page 81

IC DDR SDRAM 512MBIT 60VFBGA

MT46H32M16LFBF-5:B TR

Manufacturer Part Number
MT46H32M16LFBF-5:B TR
Description
IC DDR SDRAM 512MBIT 60VFBGA
Manufacturer
Micron Technology Inc
Type
DDR SDRAMr

Specifications of MT46H32M16LFBF-5:B TR

Format - Memory
RAM
Memory Type
Mobile DDR SDRAM
Memory Size
512M (32Mx16)
Speed
200MHz
Interface
Parallel
Voltage - Supply
1.7 V ~ 1.95 V
Operating Temperature
0°C ~ 70°C
Package / Case
60-VFBGA
Organization
32Mx16
Density
512Mb
Address Bus
15b
Access Time (max)
6.5/5ns
Maximum Clock Rate
200MHz
Operating Supply Voltage (typ)
1.8V
Package Type
VFBGA
Operating Temp Range
0C to 70C
Operating Supply Voltage (max)
1.95V
Operating Supply Voltage (min)
1.7V
Supply Current
115mA
Pin Count
60
Mounting
Surface Mount
Operating Temperature Classification
Commercial
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Other names
557-1382-2
Figure 43: WRITE-to-PRECHARGE – Interrupting
PDF: 09005aef82d5d305
512mb_ddr_mobile_sdram_t47m.pdf – Rev. I 12/09 EN
Command
Address
t
t
t
DQSS (NOM)
DQSS (MIN)
DQSS (MAX)
DQS
DQS
DQS
DQ
DQ
DQ
CK#
DM
DM
DM
CK
1
5
6
5
6
5
6
WRITE
Bank a,
Col b
T0
Notes:
2
t
t
t
DQSS
DQSS
DQSS
1. An interrupted burst of 8 is shown; two data elements are written.
2. A10 is LOW with the WRITE command (auto precharge is disabled).
3. PRE = PRECHARGE.
4.
5. DQS is required at T4 and T4n to register DM.
6. D
D
IN
t
WR is referenced from the first positive CK edge after the last data-in pair.
NOP
T1
D
IN
IN
b = data-in for column b.
D
D
IN
IN
T1n
D
IN
D
IN
NOP
T2
T2n
81
t
WR
NOP
T3
512Mb: x16, x32 Mobile LPDDR SDRAM
4
Micron Technology, Inc. reserves the right to change products or specifications without notice.
T3n
(a or all)
PRE
T4
Bank
3
Don’t Care
T4n
T5
NOP
© 2004 Micron Technology, Inc. All rights reserved.
WRITE Operation
Transitioning Data
T6
NOP

Related parts for MT46H32M16LFBF-5:B TR