CY7C144AV-25AXC Cypress Semiconductor Corp, CY7C144AV-25AXC Datasheet - Page 5

• Manufacturer Part Number: CY7C144AV-25AXC
• Description: IC SRAM 64KBIT 25NS 64LQFP
• Manufacturer: Cypress Semiconductor Corp
• Type: Asynchronousr

Specifications of CY7C144AV-25AXC

• Memory Size: 64K (8K x 8)
• Package / Case: 64-LQFP
• Format - Memory: RAM
• Memory Type: SRAM - Dual Port, Asynchronous
• Speed: 25ns
• Interface: Parallel
• Voltage - Supply: 3 V ~ 3.6 V
• Operating Temperature: 0°C ~ 70°C
• Access Time: 25 ns
• Supply Voltage (max): 3.6 V
• Supply Voltage (min): 3 V
• Maximum Operating Current: 165 mA
• Maximum Operating Temperature: + 70 C
• Minimum Operating Temperature: 0 C
• Mounting Style: SMD/SMT
• Number Of Ports: 2
• Operating Supply Voltage: 3.3 V
• Memory Configuration: 8K X 8
• Supply Voltage Range: 3V To 3.6V
• Memory Case Style: TQFP
• No. Of Pins: 100
• Operating Temperature Range: 0°C To +70°C
• Rohs Compliant: Yes
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant, Lead free / RoHS Compliant
• Other names: 428-2156; CY7C144AV-25AXC

Pin Definitions
Architecture
The CY7C138AV/144AV/006AV/007AV and CY7C139AV/
145AV/016AV/017AV consist of an array of 4K, 8K, 16K, and
32K words of 8 and 9 bits each of dual-port RAM cells, I/O and
address lines, and control signals (CE, OE, R/W). These
control pins permit independent access for reads or writes to
any location in memory. To handle simultaneous writes/reads
to the same location, a BUSY pin is provided on each port. Two
interrupt (INT) pins can be utilized for port-to-port communi-
cation. Two semaphore (SEM) control pins are used for
allocating shared resources. With the M/S pin, the device can
function as a master (BUSY pins are outputs) or as a slave
(BUSY pins are inputs). The device also has an automatic
power-down feature controlled by CE. Each port is provided
with its own output enable control (OE), which allows data to
be read from the device.
Functional Description
The CY7C138AV/144AV/006AV/007AV and CY7C139AV/
145AV/ 016AV/017AV are low-power CMOS 4K, 8K, 16K, and
32K x8/9 dual-port static RAMs. Various arbitration schemes
are included on the devices to handle situations when multiple
processors access the same piece of data. Two ports are
provided, permitting independent, asynchronous access for
reads and writes to any location in memory. The devices can
be utilized as standalone 8/9-bit dual-port static RAMs or
multiple devices can be combined in order to function as a
16/18-bit or wider master/slave dual-port static RAM. An M/S
pin is provided for implementing 16/18-bit or wider memory
applications without the need for separate master and slave
devices or additional discrete logic. Application areas include
interprocessor/multiprocessor
status buffering, and dual-port video/graphics memory.
Each port has independent control pins: Chip Enable (CE),
Read or Write Enable (R/W), and Output Enable (OE). Two
flags are provided on each port (BUSY and INT). BUSY
signals that the port is trying to access the same location
currently being accessed by the other port. The Interrupt flag
(INT) permits communication between ports or systems by
means of a mail box. The semaphores are used to pass a flag,
Document #: 38-06051 Rev. *C
CE
R/W
OE
A
I/O
SEM
INT
BUSY
M/S
V
GND
NC
0L
CC
Left Port
0L
L
L
–A
L
L
–I/O
L
L
14L
8L
CE
R/W
OE
A
I/O
SEM
INT
BUSY
Right Port
0R
0R
R
R
R
–A
R
R
–I/O
R
14R
8R
Chip Enable
Read/Write Enable
Output Enable
Address (A
Data Bus Input/Output (I/O
Semaphore Enable
Interrupt Flag
Busy Flag
Master or Slave Select
Power
Ground
No Connect
designs,
0
–A
11
communications
for 4K devices; A
0
–I/O
7
for x8 devices and I/O
0
–A
or token, from one port to the other to indicate that a shared
resource is in use. The semaphore logic is comprised of eight
shared latches. Only one side can control the latch
(semaphore) at any time. Control of a semaphore indicates
that a shared resource is in use. An automatic power-down
feature is controlled independently on each port by a Chip
Select (CE) pin.
Read and Write Operations
When writing data must be set up for a duration of t
the rising edge of R/W in order to guarantee a valid write. A
write operation is controlled by either the R/W pin (see Write
Cycle No. 1 waveform) or the CE pin (see Write Cycle No. 2
waveform). Required inputs for non-contention operations are
summarized in Table 1.
If a location is being written to by one port and the opposite
port attempts to read that location, a port-to-port flowthrough
delay must occur before the data is read on the output;
otherwise the data read is not deterministic. Data will be valid
on the port t
When reading the device, the user must assert both the OE
and CE pins. Data will be available t
OE is asserted. If the user wishes to access a semaphore flag,
then the SEM pin must be asserted instead of the CE pin and
OE must also be asserted.
Interrupts
The upper two memory locations may be used for message
passing. The highest memory location (FFF for the
CY7C138AV/9AV, 1FFF for the CY7C144AV/5AV, 3FFF for the
CY7C006AV/16AV, 7FFF for the CY7C007AV/17AV) is the
mailbox for the right port and the second-highest memory
location (FFE for the CY7C138AV/9AV, 1FFE for the
CY7C144AV/5AV, 3FFE for the CY7C006AV/16AV, 7FFE for
the CY7C007AV/17AV) is the mailbox for the left port. When
one port writes to the other port’s mailbox, an interrupt is
generated to the owner. The interrupt is reset when the owner
reads the contents of the mailbox. The message is user
defined.
Each port can read the other port’s mailbox without resetting
the interrupt. The active state of the busy signal (to a port)
12
for 8K devices; A
Description
DDD
after the data is presented on the other port.
CY7C138AV/144AV/006AV
CY7C139AV/145AV/016AV
0
–I/O
0
–A
8
13
for x9)
for 16K devices; A
CY7C007AV/017AV
ACE
after CE or t
0
–A
Page 5 of 20
14
SD
DOE
for 32K)
before
after
[+] Feedback