MC68HC908QT1VDW Freescale Semiconductor, MC68HC908QT1VDW Datasheet - Page 5

• Manufacturer Part Number: MC68HC908QT1VDW
• Description: 8-bit Microcontrollers - MCU 8 Bit 8MHz
• Manufacturer: Freescale Semiconductor

Specifications of MC68HC908QT1VDW

• Product Category: 8-bit Microcontrollers - MCU
• Core: HC08
• Data Bus Width: 8 bit
• Maximum Clock Frequency: 8 MHz
• Program Memory Size: 1.5 KB
• Data Ram Size: 128 B
• On-chip Adc: No
• Operating Supply Voltage: 3.3 V to 5.5 V
• Operating Temperature Range: - 40 C to + 85 C
• Package / Case: SOIC-8
• Mounting Style: SMD/SMT
• Maximum Operating Temperature: + 85 C
• Minimum Operating Temperature: - 40 C
• Number Of Programmable I/os: 6
• Number Of Timers: 2
• Program Memory Type: Flash
• Factory Pack Quantity: 96
• Supply Voltage - Max: 5.5 V
• Supply Voltage - Min: 2.7 V

Revision History (Sheet 2 of 3)
Freescale Semiconductor
October,
January,
August,
Date
2003
2003
2004
Revision
Level
1.0
2.0
3.0
Reformatted to meet latest M68HC08 documentation standards
Figure 1-1. Block Diagram — Diagram redrawn to include keyboard interrupt
module and TCLK pin designator.
Figure 1-2. MCU Pin Assignments — Added TCLK pin designator.
Table 1-2. Pin Functions — Added TCLK pin description.
Table 1-3. Function Priority in Shared Pins — Revised table for clarity and to
add TCLK.
Figure 2-1. Memory Map — Corrected names for the IRQ status and control
register (INTSCR) bits 3–0.
3.7.3 ADC Input Clock Register — Clarified bit description for the ADC clock
prescaler bits.
4.3 Functional Description — Updated periodic wakeup request values.
Figure 6-1. COP Block Diagram — Reworked for clarity
Chapter 8 External Interrupt (IRQ) — Corrected bit names for MODE, IRQF,
ACK, and IMASK
Chapter 14 Timer Interface Module (TIM) — Added TCLK function.
15.3 Monitor Module (MON) — Updated with additional data.
Chapter 16 Electrical Specifications — Updated with additional data.
Figure 2-2. Control, Status, and Data Registers — Deleted unimplemented
areas from $FFB0–$FFBD and $FFC2–$FFCF as they are actually available.
Also corrected $FFBF designation from unimplemented to reserved.
Figure 6-1. COP Block Diagram — Reworked for clarity
6.3.2 STOP Instruction — Added subsection
13.4.2 Active Resets from Internal Sources — Reworked notes for clarity.
Table 13-2. Reset Recovery Timing — Replaced previous table with new
information.
Chapter 14 Timer Interface Module (TIM) — Updated with additional data.
Figure 15-3. Break I/O Register Summary — Corrected bit designators for the
BRKAR register
15.3 Monitor Module (MON) — Clarified seventh bullet.
Table 17-1. MC Order Numbers — Corrected temperature and package
designators.
Figure 2-2. Control, Status, and Data Registers — Corrected reset state for the
FLASH Block Protect Register at address location $FFBE and the Internal
Oscillator Trim Value at $FFC0.
Figure 2-5. FLASH Block Protect Register (FLBPR) — Restated reset state for
clarity.
MC68HC908QY/QT Family Data Sheet, Rev. 6
Description
Number(s)
131–139
169–173
77–79
Page
N/A
147
111
112
131
143
147
175
20
21
22
23
26
47
51
59
27
59
60
32
38
5