BUK9675-100A /T3 NXP Semiconductors, BUK9675-100A /T3 Datasheet

no-image

BUK9675-100A /T3

Manufacturer Part Number
BUK9675-100A /T3
Description
MOSFET TAPE13 PWR-MOS
Manufacturer
NXP Semiconductors
Datasheet

Specifications of BUK9675-100A /T3

Product Category
MOSFET
Rohs
yes
Transistor Polarity
N-Channel
Drain-source Breakdown Voltage
100 V
Gate-source Breakdown Voltage
+/- 15 V
Continuous Drain Current
23 A
Resistance Drain-source Rds (on)
0.072 Ohms
Configuration
Single
Maximum Operating Temperature
+ 175 C
Mounting Style
SMD/SMT
Package / Case
SOT-404
Fall Time
57 ns
Minimum Operating Temperature
- 55 C
Power Dissipation
98 W
Rise Time
120 ns
Factory Pack Quantity
800
Typical Turn-off Delay Time
58 ns
Part # Aliases
BUK9675-100A,118
1. Product profile
Table 1.
Symbol
V
I
P
Static characteristics
R
Avalanche ruggedness
E
D
DS
tot
DS(AL)S
DSon
Quick reference data
Parameter
drain-source voltage
drain current
total power dissipation
drain-source on-state
resistance
non-repetitive
drain-source
avalanche energy
1.1 General description
1.2 Features and benefits
1.3 Applications
1.4 Quick reference data
Logic level N-channel enhancement mode Field-Effect Transistor (FET) in a plastic
package using TrenchMOS technology. This product has been designed and qualified to
the appropriate AEC standard for use in automotive critical applications.
BUK9675-100A
N-channel TrenchMOS logic level FET
Rev. 04 — 19 April 2011
AEC Q101 compliant
Automotive and general purpose
power switching
Conditions
T
T
V
V
I
V
D
j
mb
GS
GS
GS
≥ 25 °C; T
= 14.2 A; V
= 25 °C
= 10 V; I
= 5 V; I
= 5 V; T
D
j(init)
j
D
≤ 175 °C
= 10 A; T
sup
= 10 A; T
= 25 °C; unclamped
≤ 25 V; R
j
= 25 °C
j
= 25 °C
GS
= 50 Ω;
Low conduction losses due to low
on-state resistance
Min
-
-
-
-
-
-
Product data sheet
Typ
-
-
-
55
60
-
Max
100
23
98
72
75
100
Unit
V
A
W
mΩ
mΩ
mJ

Related parts for BUK9675-100A /T3

BUK9675-100A /T3 Summary of contents

Page 1

... BUK9675-100A N-channel TrenchMOS logic level FET Rev. 04 — 19 April 2011 1. Product profile 1.1 General description Logic level N-channel enhancement mode Field-Effect Transistor (FET plastic package using TrenchMOS technology. This product has been designed and qualified to the appropriate AEC standard for use in automotive critical applications. ...

Page 2

... °C mb ≤ 14 sup °C; unclamped GS j(init) All information provided in this document is subject to legal disclaimers. Rev. 04 — 19 April 2011 BUK9675-100A N-channel TrenchMOS logic level FET Graphic symbol mbb076 Version SOT404 Min Max - 100 - 100 ...

Page 3

... V (V) DS Fig 4. All information provided in this document is subject to legal disclaimers. Rev. 04 — 19 April 2011 BUK9675-100A N-channel TrenchMOS logic level FET 100 150 ≥ Normalized continuous drain current as a ...

Page 4

... P 0.1 −1 10 0.05 0.02 0 −2 10 −6 −5 −4 − All information provided in this document is subject to legal disclaimers. Rev. 04 — 19 April 2011 BUK9675-100A N-channel TrenchMOS logic level FET Min Typ - - - 50 003aaf173 t p δ −2 − (s) p Max Unit 1 ...

Page 5

... ° /dt = -100 A/µ - ° All information provided in this document is subject to legal disclaimers. Rev. 04 — 19 April 2011 BUK9675-100A N-channel TrenchMOS logic level FET Min Typ Max 100 - - 0 1 2.3 ...

Page 6

... V (V) GS Fig 9. 003aaf179 (V) GS Fig 11. Normalized drain-source on-state resistance All information provided in this document is subject to legal disclaimers. Rev. 04 — 19 April 2011 BUK9675-100A N-channel TrenchMOS logic level FET 140 4 DS(on) (mΩ) 120 100 °C j Drain-source on-state resistance as a function of drain current ...

Page 7

... W DSS (%) = 25 ° 1.2 1.6 V (V) SDS Fig 17. Normalised drain-source avalanche energy as a All information provided in this document is subject to legal disclaimers. Rev. 04 — 19 April 2011 BUK9675-100A N-channel TrenchMOS logic level FET −1 −2 − typical −4 −5 −6 0 0 °C; V ...

Page 8

... max. 1.60 10.30 2.90 15.80 11 2.54 1.20 9.70 2.10 14.80 REFERENCES JEDEC JEITA All information provided in this document is subject to legal disclaimers. Rev. 04 — 19 April 2011 BUK9675-100A N-channel TrenchMOS logic level FET mounting base 2.60 2.20 EUROPEAN ISSUE DATE PROJECTION 05-02-11 06-03-16 © NXP B.V. 2011. All rights reserved. SOT404 ...

Page 9

... NXP Semiconductors 8. Revision history Table 7. Revision history Document ID Release date BUK9675-100A v.4 20110419 • Modifications: Various changes to content. BUK9675-100A v.3 20110328 BUK9675-100A Product data sheet Data sheet status Change notice Product data sheet - Product data sheet - All information provided in this document is subject to legal disclaimers. ...

Page 10

... Recommended operating conditions section (if present) or the All information provided in this document is subject to legal disclaimers. Rev. 04 — 19 April 2011 BUK9675-100A N-channel TrenchMOS logic level FET © NXP B.V. 2011. All rights reserved ...

Page 11

... TrenchMOS, TriMedia and UCODE — are trademarks of NXP B.V. HD Radio and HD Radio logo — are trademarks of iBiquity Digital Corporation. http://www.nxp.com salesaddresses@nxp.com All information provided in this document is subject to legal disclaimers. Rev. 04 — 19 April 2011 BUK9675-100A N-channel TrenchMOS logic level FET Trademarks © NXP B.V. 2011. All rights reserved ...

Page 12

... Please be aware that important notices concerning this document and the product(s) described herein, have been included in section ‘Legal information’. © NXP B.V. 2011. For more information, please visit: http://www.nxp.com For sales office addresses, please send an email to: salesaddresses@nxp.com All rights reserved. Date of release: 19 April 2011 Document identifier: BUK9675-100A ...

Related keywords