M45PE40-VMW6TG NUMONYX, M45PE40-VMW6TG Datasheet - Page 32

• Manufacturer Part Number: M45PE40-VMW6TG
• Description: IC FLASH 4MBIT 75MHZ 8SOIC
• Manufacturer: NUMONYX
• Series: Forté™r

Specifications of M45PE40-VMW6TG

• Format - Memory: FLASH
• Memory Type: FLASH
• Memory Size: 4M (512K x 8)
• Speed: 75MHz
• Interface: SPI, 3-Wire Serial
• Voltage - Supply: 2.7 V ~ 3.6 V
• Operating Temperature: -40°C ~ 85°C
• Package / Case: 8-SOIC (5.3mm Width), 8-SOP, 8-SOEIAJ
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Other names: M45PE40-VMW6TGTR

Power-up and power-down
7
32/49
Power-up and power-down
At power-up and power-down, the device must not be selected (that is Chip Select (S) must
follow the voltage applied on V
A safe configuration is provided in
To avoid data corruption and inadvertent write operations during power up, a power on reset
(POR) circuit is included. The logic inside the device is held reset while V
power on reset (POR) threshold voltage, V
does not respond to any instruction.
Moreover, the device ignores all write enable (WREN), page write (PW), page program (PP),
page erase (PE) and sector erase (SE) instructions until a time delay of t
after the moment that V
the device is not guaranteed if, by this time, V
erase instructions should be sent until the later of:
These values are specified in
If the delay, t
selected for read instructions even if the t
As an extra protection, the Reset (Reset) signal can be driven Low for the whole duration of
the power-up and power-down phases.
At power-up, the device is in the following state:
Normal precautions must be taken for supply rail decoupling, to stabilize the V
Each device in a system should have the V
the package pins (generally, this capacitor is of the order of 100 nF).
At power-down, when V
(POR) threshold voltage, V
to any instruction (the designer needs to be aware that if a power-down occurs while a write,
program or erase cycle is in progress, some data corruption can result).
V
V
t
t
The device is in the standby power mode (not the deep power-down mode).
The write enable latch (WEL) bit is reset.
The write in progress (WIP) bit is reset.
PUW
VSL
CC
SS
(min) at power-up, and then for a further delay of t
at power-down
after V
after V
VSL
, has elapsed, after V
CC
CC
passed the V
passed the V
CC
CC
rises above the V
WI
drops from the operating voltage, to below the power on reset
, all operations are disabled and the device does not respond
Table
CC
CC
) until V
WI
Section 3: SPI
(min) level
6.
threshold
CC
has risen above V
CC
PUW
WI
CC
reaches the correct value:
WI
CC
– all operations are disabled, and the device
rail decoupled by a suitable capacitor close to
delay is not yet fully elapsed.
threshold. However, the correct operation of
is still below V
modes.
VSL
CC
(min), the device can be
CC
(min). No write, program or
CC
PUW
is less than the
has elapsed
CC
supply.
M45PE40