M29W400DB70N1 NUMONYX, M29W400DB70N1 Datasheet - Page 21
![no-image](/images/manufacturer_photos/0/4/484/numonyx_sml.jpg)
M29W400DB70N1
Manufacturer Part Number
M29W400DB70N1
Description
IC FLASH 4MBIT 70NS 48TSOP
Manufacturer
NUMONYX
Series
Axcell™r
Datasheet
1.M29W400DB55N1.pdf
(48 pages)
Specifications of M29W400DB70N1
Format - Memory
FLASH
Memory Type
FLASH - Nor
Memory Size
4M (512K x 8 or 256K x 16)
Speed
70ns
Interface
Parallel
Voltage - Supply
2.7 V ~ 3.6 V
Operating Temperature
0°C ~ 70°C
Package / Case
48-TSOP
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
M29W400DB70N1
Manufacturer:
ST
Quantity:
1 000
Company:
Part Number:
M29W400DB70N1
Manufacturer:
ST
Quantity:
1 000
M29W400DT, M29W400DB
4.8
4.9
within about 100 µs, leaving the data unchanged. No error condition is given when protected
blocks are ignored.
During the erase operation the memory will ignore all commands. It is not possible to issue
any command to abort the operation. Typical chip erase times are given in
Read operations during the Chip Erase operation will output the Status Register on the Data
inputs/outputs. See the section on the Status Register for more details.
After the Chip Erase operation has completed the memory will return to the Read mode,
unless an error has occurred. When an error occurs the memory will continue to output the
Status Register. A Read/Reset command must be issued to reset the error condition and
return to Read mode.
The Chip Erase command sets all of the bits in unprotected blocks of the memory to ’1’. All
previous data is lost.
Block Erase command
The Block Erase command can be used to erase a list of one or more blocks. Six Bus Write
operations are required to select the first block in the list. Each additional block in the list can
be selected by repeating the sixth Bus Write operation using the address of the additional
block. The Block Erase operation starts the Program/Erase controller about 50 µs after the
last Bus Write operation. Once the Program/Erase controller starts it is not possible to select
any more blocks. Each additional block must therefore be selected within 50 µs of the last
block. The 50 µs timer restarts when an additional block is selected. The Status Register
can be read after the sixth Bus Write operation. See the Status Register for details on how
to identify if the Program/Erase controller has started the Block Erase operation.
If any selected blocks are protected then these are ignored and all the other selected blocks
are erased. If all of the selected blocks are protected the Block Erase operation appears to
start but will terminate within about 100 µs, leaving the data unchanged. No error condition
is given when protected blocks are ignored.
During the Block Erase operation the memory will ignore all commands except the Erase
Suspend command. Typical block erase times are given in
during the Block Erase operation will output the Status Register on the Data inputs/outputs.
See the section on the Status Register for more details.
After the Block Erase operation has completed the memory will return to the Read mode,
unless an error has occurred. When an error occurs the memory will continue to output the
Status Register. A Read/Reset command must be issued to reset the error condition and
return to Read mode.
The Block Erase command sets all of the bits in the unprotected selected blocks to ’1’. All
previous data in the selected blocks is lost.
Erase Suspend command
The Erase Suspend command may be used to temporarily suspend a Block Erase operation
and return the memory to Read mode. The command requires one Bus Write operation.
The Program/Erase controller will suspend within the Erase Suspend Latency time after the
Erase Suspend command is issued (see
Program/Erase controller has stopped the memory will be set to Read mode and the Erase
Table 4
for numerical values). Once the
Table
4. All Bus Read operations
Command interface
Table
4. All Bus
21/48