HIP1011BCB Intersil, HIP1011BCB Datasheet
HIP1011BCB
Specifications of HIP1011BCB
Available stocks
Related parts for HIP1011BCB
HIP1011BCB Summary of contents
Page 1
... Tape and Reel HIP1011BCBZA SOIC (See Note) (Pb-free) HIP1011BCBZA Tape and Reel (Pb-free) (See Note) NOTE: Intersil Pb-free products employ special Pb-free material sets; molding compounds/die attach materials and 100% matte tin plate termination finish, which are RoHS compliant and compatible with both SnPb and Pb-free soldering operations ...
Page 2
Typical Application 3.3V INPUT -12V INPUT 12V INPUT POWER CONTROL INPUT FAULT OUTPUT (ACTIVE LOW) Simplified Schematic SET (LOW = FAULT REF 5V ZENER REFERENCE V CC 12VIN LOW WHEN V POWER-ON RESET ...
Page 3
Pin Descriptions PIN DESIGNATOR FUNCTION 1 M12VIN -12V Input 2 FLTN Fault Output 3 3V5VG 3.3V/5V Gate Output 4 V 12V V Input 12V 12V Input IN 6 3VISEN 3.3V Current Sense 7 3VS 3.3V Source 8 ...
Page 4
Absolute Maximum Ratings V , 12VIN . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . -0.5V to +14.0V ...
Page 5
Electrical Specifications Nominal 5V and 3.3V Input Supply Voltages 12VIN = 12V, M12VIN = -12V PARAMETER SYMBOL +12V SUPPLY CONTROL On Resistance of Internal PMOS r DS(ON)12 Overcurrent Threshold I OC12V_1 Overcurrent Threshold I OC12V_2 Gate ...
Page 6
Typical Performance Curves 340 320 NMOS - 300 PMOS +12 r 280 260 TEMPERATURE ( C) FIGURE TEMPERATURE ON ...
Page 7
... NOTES: 3. Each test point (TP) on HIP1011EVAL2 refers to device pin number. 4. SIGNAL_GND, SHIELD_GND and SHORTPIN_GND can be jumpered together for ease of evaluation. 5. HIP1011B devices can be placed into HIP1011EVAL2 board for evaluation or contact INTERSIL for a HIP1011B equipped evaluation board. 7 HIP1011B PWRON is being held low. With the logic devices powered the inverter U2 input is pulled high putting a low on the three-state driver U1 input which is passed through to the PWRON pin ...
Page 8
HIP1011 Split Load Application All of the members of the HIP1011 family, including the HIP1011B, can be used in an application where two electrically isolated loads are to be powered from a common bus. This may occur in a system ...
Page 9
... Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use ...