ADT7463ARQZ ON Semiconductor, ADT7463ARQZ Datasheet - Page 40

• Manufacturer Part Number: ADT7463ARQZ
• Description: IC REMOTE THERMAL CTRLR 24-QSOP
• Manufacturer: ON Semiconductor
• Series: dBCool®r

Specifications of ADT7463ARQZ

• Function: Fan Control, Temp Monitor
• Topology: ADC, Comparator, Fan Speed Counter, Multiplexer, Register Bank
• Sensor Type: External & Internal
• Sensing Temperature: -40°C ~ 120°C, External Sensor
• Output Type: SMBus™
• Output Alarm: No
• Output Fan: Yes
• Voltage - Supply: 3 V ~ 5.5 V
• Operating Temperature: -40°C ~ 120°C
• Mounting Type: Surface Mount
• Package / Case: 24-QSOP
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

ADT7463
Register Address
0x4E
0x4F
0x50
0x51
0x52
0x53
Exceeding any of these temperature limits by 1°C causes the appropriate status bit to be set in the Interrupt Status Register. Setting the Configuration Register 1 Lock
bit has no effect on these registers.
High Limits: An interrupt is generated when a value exceeds its high limit (> comparison).
Low Limits: An interrupt is generated when a value is equal to or below its low limit ( ≤ comparison).
Register Address
0x54
0x55
0x56
0x57
0x58
0x59
0x5A
0x5B
Exceeding any of the TACH limit registers by 1 indicates that the fan is running too slowly or has stalled. The appropriate status bit is set in Interrupt Status Register
2 to indicate the fan failure. Setting the Configuration Register 1 Lock bit has no effect on these registers.
Read/Write
Read/Write
Read/Write
Read/Write
Read/Write
Read/Write
Read/Write
Read/Write
Read/Write
Read/Write
Read/Write
Read/Write
Read/Write
Read/Write
R/W
R/W
Table XVIII. Fan Tachometer Limit Registers
Remote 1 Temp Low Limit
Remote 1 Temp High Limit
Local Temp Low Limit
Local Temp High Limit
Remote 2 Temp Low Limit
Remote 2 Temp High Limit
TACH1 Minimum Low Byte
TACH1 Minimum High Byte
TACH2 Minimum Low Byte
TACH2 Minimum High Byte
TACH3 Minimum Low Byte
TACH3 Minimum High Byte
TACH4 Minimum Low Byte
TACH4 Minimum High Byte
Description
Description
Table XVII. Temperature Limit Registers
Rev. 4 | Page 40 of 52 | www.onsemi.com
–40–
Power-On Default
0x81
0x7F
0x81
0x7F
0x81
0x7F
Power-On Default
0xFF
0xFF
0xFF
0xFF
0xFF
0xFF
0xFF
0xFF
REV. C